Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20080278901 A9
Publication typeApplication
Application numberUS 11/077,952
Publication dateNov 13, 2008
Filing dateMar 11, 2005
Priority dateSep 3, 2004
Also published asUS7606040, US20060203442
Publication number077952, 11077952, US 2008/0278901 A9, US 2008/278901 A9, US 20080278901 A9, US 20080278901A9, US 2008278901 A9, US 2008278901A9, US-A9-20080278901, US-A9-2008278901, US2008/0278901A9, US2008/278901A9, US20080278901 A9, US20080278901A9, US2008278901 A9, US2008278901A9
InventorsPaul Goodwin
Original AssigneeStaktek Group, L.P.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Memory module system and method
US 20080278901 A9
Abstract
Memory module flex circuitry is devised to accommodate packaged integrated circuit devices (ICs) of varying heights or thicknesses. The invention may be employed to advantage in a variety of modules that employ flex circuitry including, but not limited to, fully-buffered, registered or more simple memory modules. Many such modules may replace conventionally-constructed DIMMs without change to the system in which the module is employed. Regions of the flex circuitry devised to provide one or more mounting locales for ICs are delineated, in part, from the main body of the flex circuit. The delineation may be implemented in a preferred embodiment by separating a designated IC mounting area or peninsula from the main body of the flex circuitry either with isolating areas or separations or with tabs that extend from the primary perimeter of the flex circuitry.
Images(7)
Previous page
Next page
Claims(22)
1. A memory expansion board comprising:
a rigid substrate having two opposing lateral sides and an edge; and
a flex circuit having a body and multiple circuit mounting areas for mounting CSPs having a first primary function and a peninsular mounting area for mounting at least one CSP having a second primary function, the peninsular mounting area being separate in part from the body of the flex circuit, the flex circuit being wrapped about the edge of the rigid substrate and having plural contacts adapted for connection to a circuit board socket, the plural contacts being disposed near the edge of the rigid substrate.
2. The memory expansion board of claim 1 further comprising multiple CSPs having the first primary functions each exhibiting a thickness HM and which CSPs are mounted on the multiple circuit mounting areas.
3. The memory expansion board of claim 1 in which the rigid substrate is comprised of metallic material.
4. The memory expansion board of claim 2 further comprising at least one CSP having the second primary function which is mounted on the peninsular mounting area.
5. The memory expansion board of claim 4 in which the at least one CSP having the second primary function which is mounted on the peninsular mounting area has a thickness H which is less than the thickness HM exhibited by the multiple CSPs mounted on the multiple circuit mounting areas.
6. The memory expansion board of claim 4 in which the at least one CSP having the second primary function which is mounted on the peninsular mounting area has a thickness H which is greater than the thickness HM exhibited by the multiple CSPs mounted on the multiple circuit mounting areas.
7. The memory expansion board of claim 4 in which the at least one CSP having the second primary function is a circuit that provides a signal from which temperature may be calculated.
8. The memory expansion board of claim 4 in which the at least one CSP having the second primary function is a memory buffer circuit.
9. The memory expansion board of claim 1 in which the peninsular mounting area is separate in part from the body of the flex circuit by its extension beyond a perimeter line of the body of the flex circuit.
10. A memory module comprising:
a rigid substrate having first and second lateral sides and an end edge;
a flex circuit having first and second sides and a main body and a set of contacts fashioned for placement in an edge connector, the flex circuit being populated on its main body with CSPs and populated with at least one CSP on a mounting area separated at least in part from the main body of the flex circuit, the flex circuit being disposed to place a first part of the flex circuit proximal to the first lateral side of the rigid substrate and a second part of the flex circuit proximal to the second lateral side of the rigid substrate.
11. The memory module of claim 10 in which the first part of the flex circuit is disposed proximal to the first lateral side of the rigid substrate and the second part of the flex circuit is disposed proximal to the second lateral side of the rigid substrate by passing the flex circuit about the end edge of the rigid substrate.
12. The memory module of claim 10 in which the CSPs populated on the main body of the flex circuit are of a first type and the at least one CSP populated on the mounting area separated at least in part from the main body of the flex circuit is of a second type.
13. The memory module of claim 12 in which the CSPs of the first type are memory devices.
14. The memory module of claim 12 in which the at least one CSP of a second type has a primary function of temperature sensing.
15. The memory module of claim 10 in which the flex circuit is populated on its first side and its second side with memory CSPs.
16. A flex circuit comprising:
a first side and a second side and a main body and a peninsular mounting area and plural contacts along the first side having expansion board contacts adapted for connection to a circuit board socket; and
a plurality of CSPs mounted along the flex circuit and at least one CSP being mounted on the peninsular mounting area of the flex circuit.
17. The flex circuit of claim 16 in which the peninsular mounting area is separate from the main body of the flex circuit by its extension beyond a perimeter line of the main body.
18. The flex circuit of claim 16 in which the peninsular mounting area is delineated from the main body of the flex circuit.
19. A circuit module comprising:
a flex circuit devised in accordance with claim 15; and
a rigid substrate having an edge, the flex circuit being wrapped about the rigid substrate to dispose the plural contacts proximal to the edge of the rigid substrate to provide a module that may be inserted into a circuit board socket.
20. The circuit module of claim 19 inserted into a circuit board socket.
21. The circuit module of claim 20 in which the circuit board socket is part of a general purpose computer.
22. The circuit module of claim 20 in which the circuit board socket is part of a notebook computer.
Description
RELATED APPLICATIONS

This application incorporates by reference each of the following U.S. patent applications: U.S. patent application Ser. No. 10/934,027, filed Sep. 3, 2004; U.S. patent application Ser. No. 11/005,992, filed Dec. 7, 2004; and U.S. patent application Ser. No. 11/007,551, filed Dec. 8, 2004.

Field

The present invention relates to systems and methods for creating high density circuit modules.

BACKGROUND

The well-known DIMM (Dual In-line Memory Module) board has been used for years, in various forms, to provide memory expansion. A typical DIMM includes a conventional PCB (printed circuit board) with memory devices and supporting digital logic devices mounted on both sides. The DIMM is typically mounted in the host computer system by inserting a contact-bearing edge of the DIMM into a card edge connector. Systems that employ DIMMs provide limited space for such devices and conventional DIMM-based solutions have typically provided only a moderate amount of memory expansion.

As die sizes increase, the limited surface area available on conventional DIMMs limits the number of devices that may be carried on a memory expansion module devised according to conventional DIMM techniques. Further, as bus speeds have increased, fewer devices per channel can be reliably addressed with a DIMM-based solution. For example, 288 ICs or devices per channel may be addressed using the SDRAM-100 bus protocol with an unbuffered DIMM. Using the DDR-200 bus protocol, approximately 144 devices may be addressed per channel. With the DDR2-400 bus protocol, only 72 devices per channel may be addressed. This constraint has led to the development of the fully-buffered DIMM (FB-DIMM) with buffered C/A and data in which 288 devices per channel may be addressed. With the FB-DIMM, not only has capacity increased, pin count has declined to approximately 69 from the approximately 240 pins previously required.

The FB-DIMM circuit solution is expected to offer practical motherboard memory capacities of up to about 192 gigabytes with six channels and eight DIMMs per channel and two ranks per DIMM using one gigabyte DRAMs. This solution should also be adaptable to next generation technologies and should exhibit significant downward compatibility.

This great improvement has, however, come with some cost and will eventually be self-limiting. The basic principle of systems that employ FB-DIMM relies upon a point-to-point or serial addressing scheme rather than the parallel multi-drop interface that dictates non-buffered DIMM addressing. That is, one DIMM is in point-to-point relationship with the memory controller and each DIMM is in point-to-point relationship with adjacent DIMMs. Consequently, as bus speeds increase, the number of DIMMs on a bus will decline as the discontinuities caused by the chain of point-to-point connections from the controller to the “last” DIMM become magnified in effect as speeds increase. Consequently, methods to increase the capacity of a single DIMM find value in contemporary memory and computing systems.

There are several known methods to improve the limited capacity of a DIMM or other circuit board. In one strategy, for example, small circuit boards (daughter cards) are connected to the DIMM to provide extra mounting space. The additional connection may cause, however, flawed signal integrity for the data signals passing from the DIMM to the daughter card while the additional thickness of the daughter card(s) increases the profile of the DIMM.

Multiple die packages (MDP) are also used to increase DIMM capacity while preserving profile conformity. This scheme increases the capacity of the memory devices on the DIMM by including multiple semiconductor die in a single device package. The additional heat generated by the multiple die typically requires, however, additional cooling capabilities to operate at maximum operating speed. Further, the MDP scheme may exhibit increased costs because of increased yield loss from packaging together multiple die that are not fully pre-tested.

Stacked packages or “stacks” are yet another strategy used to increase circuit board capacity. This scheme increases capacity by stacking packaged integrated circuits to create a stacked high-density circuit module for mounting on the circuit board. In some techniques, flexible conductors are used to selectively interconnect packaged integrated circuits in such stacks.

Staktek Group LP has developed multiple innovations in memory module design and applications including stacks and larger modules. Some designs aggregate several packaged ICs on plug-in modules that replace conventional DIMMs (including, for example, fully buffered, registered or simple DIMM designs).

As signal management is brought on-board and capacities and consequent thermal issues multiply, circuits other than memory are increasingly included in memory modules. The use of other circuitry that may exhibit a profile or dimensionality that differs from that of the memory circuits can increase manufacturing complexity. Consequently, what is needed are methods and systems to adapt flex circuit-based memory modules to more readily incorporate integrated circuit packages of a variety of sizes and dimensions.

SUMMARY

Memory module flex circuitry is devised to accommodate packaged integrated circuit devices (ICs) of varying heights or thicknesses. The invention may be employed to advantage in a variety of modules that employ flex circuitry including, but not limited to, fully-buffered, registered or more simple memory modules. Many such modules may replace conventionally-constructed DIMMs without change to the system in which the module is employed.

Regions of the flex circuitry devised to provide one or more mounting locales for ICs are delineated or separated, in part, from the main body of the flex circuit. The delineation or separation may be implemented in a preferred embodiment by separating a designated IC mounting area or peninsula from the main body of the flex circuitry either with isolating areas or separations or with tabs that extend from the primary perimeter of the flex circuitry.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a depiction of a first side of a flex circuit devised in accordance with a preferred embodiment of the present invention.

FIG. 2 depicts a second side of a flex circuit that may be employed in a memory module in accordance with a preferred embodiment of the present invention.

FIG. 3 is a cross-sectional depiction through certain devices of a module constructed in accordance with a preferred embodiment of the present invention.

FIG. 4 is a cross-sectional depiction through certain devices of a module constructed in accordance with a preferred embodiment of the present invention.

FIG. 5 depicts a flex circuit devised in accordance with another preferred embodiment of the present invention.

FIG. 6 depicts a memory module devised in accordance with another preferred embodiment of the present invention.

FIG. 7 depicts an alternative embodiment in accordance with the invention.

FIGS. 8 and 9 depict cross-sectional views of alternative embodiments in accordance with the present invention taken along line A of FIG. 7.

FIGS. 10 and 11 depict cross-sectional views of alternative embodiments in accord with the present invention taken along line B of FIG. 8.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

FIGS. 1 and 2 depict opposing sides 8 and 9, respectively, of a preferred flex circuit 12 (“flex”, “flex circuitry”, “flexible circuit”) used in constructing a module according to a preferred embodiment of the present invention. Flex circuit 12 is preferably made from one or more conductive layers supported by one or more flexible substrate layers as described with further detail in U.S. patent application Ser. No. 10/934,027 which has been incorporated by reference and which application is owned by the assignee of the present invention. The entirety of the flex circuit 12 may be flexible or, as those of skill in the art will recognize, the flexible circuit 12 may be made flexible in certain areas to allow conformability to required shapes or bends, and rigid in other areas to provide rigid and planar mounting surfaces. Preferred flex circuit 12 has openings 17 for use in aligning flex circuit 12 to substrate 14 during assembly.

ICs 18 on flexible circuit 12 are, in the depicted embodiment, chip-scale packaged memory devices. For purposes of this disclosure, the term chip-scale or “CSP” shall refer to integrated circuitry of any function with an array package providing connection to one or more die through contacts (often embodied as “bumps” or “balls” for example) distributed across a major surface of the package or die. CSP does not refer to leaded devices that provide connection to an integrated circuit within the package through leads emergent from at least one side of the periphery of the package such as, for example, a TSOP.

Embodiments of the present invention may be employed with leaded or CSP devices or other devices in both packaged and unpackaged forms but where the term CSP is used, the above definition for CSP should be adopted. Consequently, although CSP excludes leaded devices, references to CSP are to be broadly construed to include the large variety of array devices (and not to be limited to memory only) and whether die-sized or other size such as BGA and micro BGA as well as flip-chip. As those of skill will understand after appreciating this disclosure, some embodiments of the present invention may be devised to employ stacks of ICs each disposed where an IC 18 is indicated in the exemplar Figs.

Multiple integrated circuit die may be included in a package depicted as a single IC 18. While in this embodiment memory ICs are used to provide a memory expansion board or module, various embodiments may include a variety of integrated circuits and other components. Such variety may include microprocessors, FPGA's, RF transceiver circuitry, and digital logic, as a list of non-limiting examples, or other circuits or systems which may benefit from a high-density circuit board or module capability. Thus the depicted multiple instances of IC 18 may be devices of a first primary function or type such as, for example, memory, while other devices such as depicted circuit 25, for example, or circuit 19 may be devices of a second primary function or type such as, for example, thermal sensing in which the circuit generates a signal which may be employed to calculate the heat accumulation or temperature of a module. Circuit 19 depicted on FIGS. 1 and 2 may be a memory buffer or controller and, in a fully-buffered module, it may also be considered a representation of the well known advanced memory buffer or “AMB”, although its representation scale is merely exemplar and should not be considered literal.

Depicted circuit 25 shown on FIG. 2 is mounted on mounting peninsula or peninsular mounting area 26 of flex circuit 12. Peninsula or peninsular mounting area 26 is separate, in part, from main body 29 of flex circuit 12 and, in this case, that separation is effectuated by separations 27. In this embodiment, peninsular mounting area 26 is within the perimeter edge of main body 29 but other embodiments may exhibit a peninsular mounting area that extends beyond a perimeter edge of main body 29 as will be shown in the exemplar embodiment depicted in later FIG. 5.

Separations 27 give peninsula 26 freedom of movement that will be shown in later Figs. to provide flexibility in positioning integrated circuit (IC) 25 particularly when IC 25 exhibits a profile or thickness that varies from that exhibited by ICs 18.

FIG. 1 depicts a top or outer side 8 of flex circuit 12 having ICs 18 mounted in two rows ICR1 and ICR2. Contact arrays are disposed beneath ICs 18 and circuits 19 and 25 to provide conductive pads for interconnection to the ICs. An exemplar contact array 11A is shown as is exemplar IC 18 to be mounted at contact array 11A as depicted. The contact arrays 11A that correspond to an IC plurality such as ICR1 and ICR2 may be considered a contact array set.

Between the rows ICR1 and ICR2 of ICs 18, flex circuit 12 has two rows (CR1 and CR2) of module contacts 20. These contacts are adapted for insertion in a circuit board socket such as in a preferred embodiment, an expansion board edge connector. When flex circuit 12 is folded as depicted in later Figs., side 8 depicted in FIG. 1 is presented at the outside of module 10. The opposing side 9 of flex circuit 12 (FIG. 2) is on the inside in the folded configurations of FIGS. 3 and 4, for example. Other embodiments may have other numbers of contacts arranged in one or more rows or otherwise and there may be only one such row of contacts. Those of skill will recognize that the identified pluralities of CSPs (i.e, ICR1 and ICR2) when disposed in the configurations depicted, are typically described as “ranks”.

Side 9 of flex circuit 12 is on the inside in several depicted configurations of module 10 and thus side 9 is closer to substrate 14 about which flex circuit 12 is disposed than is side 8. Other embodiments may have other numbers of ranks and combinations of plural CSPs connected to create the module of the present invention. In particular, some embodiments may be configured to supplant conventional fully-buffered DIMMs as disclosed in detail in co-pending U.S. patent application Ser. No. 11/007,551, filed Dec. 8, 2004 which has been incorporated by reference.

Various discrete components such as termination resistors, bypass capacitors, and bias resistors, in addition to the circuits 19 shown on sides 8 and 9 of flex circuit 12 as well as circuit 25 may be mounted on either or both sides 8 and 9 of flex 12. In the depicted embodiment, however, circuit 25 is depicted on side 9 which will be on the inner side of module 10. In the depicted embodiment, circuit 25 represents a thermal sensor to indicate the temperatures exhibited by the module and, consequently, circuit 25 is placed closer to the substrate by mounting it on what will be the inner side of flex circuit 12 when flex 12 is assembled with the module.

Flex circuit 12 may also depicted with reference to the perimeter edges of its main body 29, two of which perimeter edges are typically long (PElong1 and PElong 2) and two of which are typically shorter (PEshort1 and PEshort2). Other embodiments may employ flex circuits 12 that are not rectangular in shape and may be square in which case the perimeter edges would be of equal size or other convenient shape to adapt to manufacturing particulars. Rectangular shapes for flex circuit 12 assist, however, in providing a low profile for a preferred module devised with use of flex circuit 12.

FIG. 1 depicts an exemplar conductive trace 21 connecting rows CR1 and CR2 of module contacts 20 to ICs 18. Those of skill will understand that there are many such traces in a typical embodiment. Traces 21 may also connect to vias that may transit to other conductive layers of flex 12 in certain embodiments having more than one conductive layer. Also shown are exemplar vias 23 connecting a signal trace 21 from circuit 19 to a trace 24 disposed on another conductive layer of flex 12 as illustrated by the dotted line of trace 24. In a preferred embodiment, vias connect ICs 18 on side 9 of flex 12 to module contacts 20. Traces may make other connections between the ICs on either side of flex 12 and may traverse the rows of module contacts 20 to interconnect ICs. Together the various traces and vias make interconnections needed to convey data and control signals amongst the various ICs and buffer circuits. Those of skill will understand that amongst other embodiments, the present invention may be implemented as a module bearing ICs on only one side of flex circuit 12.

FIG. 3 is a cross section view of a module 10 devised in accordance with a preferred embodiment of the present invention. Module 10 is populated with ICs 18 having top surfaces 18 T and bottom surfaces 18 B. Substrate or support structure 14 has first and second perimeter edges 16A and 16B appearing in the depiction of FIG. 3 as ends. Substrate or support structure 14 typically has first and second lateral sides S1 and S2. Flex 12 is wrapped about or passed about perimeter edge 16A of substrate 14, which in the depicted embodiment, provides the basic shape of a common DIMM form factor such as that defined by JEDEC standard MO-256. That places a first part (121) of flex circuit 12 proximal to side S1 of substrate 14 and a second part (122) of flex circuit 12 proximal to side S2 of substrate 14.

In both FIGS. 3 and 4, the pair of ICs 18 depicted on the S2 side of substrate 14 are shown with less pronounced lines to illustrate that the cross-section is taken along a plane that intersects IC 25 rather than ICs 18 on the S2 side of substrate 14. In FIGS. 3 and 4, IC 25 is shown as having a thickness, profile, or height “H” which, in the case of the embodiment of FIG. 3 is less than thickness, profile, or height HM of ICs 18 and is greater than HM in the embodiment of FIG. 4. Those of skill will recognize that IC 25 is representative of any of a variety of ICs that exhibit a profile that is different from that exhibited by ICs 18 and need not be a thermal sensor. Just as ICs 18 that are proximal to substrate 14 may preferably be attached to substrate 14 with an adhesive attachment of their respective upper sides, so too may IC 25 be attached to substrate 14 with an adhesive such as that depicted by reference 30. While in this embodiment, the four depicted ICs are attached to flex circuit 12 in opposing pairs, this is not limiting and more ICs may be connected in other arrangements such as, for example, staggered or offset arrangements, examples of which may be found in U.S. patent application Ser. No. 10/934,027 filed Sep. 3, 2004 and U.S. patent application Ser. No. 11/005,992 filed Dec. 7, 2004, both of which have been incorporated by reference.

In the embodiments depicted in FIGS. 3 and 4, flex circuit 12 has module contacts 20 positioned in a manner devised to fit in a circuit board card edge connector or socket such as edge connector 31 shown in FIG. 4 and connect to corresponding contacts in the connector (not shown). As those of skill will recognize, edge connector 31 may be a part of a variety of other devices such as general purpose computers and notebooks. While module contacts 20 are shown protruding from the surface of flex circuit 12, this is not limiting and other embodiments may have flush contacts or contacts below the surface level of flex 12. Substrate 14 supports module contacts 20 from behind flex circuit 12 in a manner devised to provide the mechanical form required for insertion into a socket. While the depicted substrate 14 has uniform thickness, this is not limiting and in other embodiments the thickness or surface of substrate 14 may vary in a variety of ways such as shown, for example in U.S. patent application Ser. No. 10/934,027, filed Sep. 3, 2004; U.S. patent application Ser. No. 11/005,992, filed Dec. 7, 2004; and U.S. patent application Ser. No. 11/007,551, filed Dec. 8, 2004. Further, in the vicinity of perimeter edge 16A or the vicinity of perimeter edge 16B the shape of substrate 14 may also differ from a uniform taper. Non-limiting examples of such possible variations are found in U.S. patent application Ser. No. 10/934,027, filed Sep. 3, 2004 which is owned by the assignee of the present invention and has been incorporated herein by reference. Substrate 14 in the depicted embodiment is preferably made of a metal such as aluminum or copper, as non-limiting examples, or where thermal management is less of an issue, materials such as FR4 (flame retardant type 4) epoxy laminate, PTFE (poly-tetra-fluoro-ethylene) or plastic. In another embodiment, advantageous features from multiple technologies may be combined with use of FR4 having a layer of copper on both sides to provide a substrate 14 devised from familiar materials which may provide heat conduction or a ground plane.

One advantageous methodology for efficiently assembling a circuit module 10 such as described and depicted herein is as follows. In a preferred method of assembling a preferred module assembly 10, a flex circuit 12 is provided with one or more mounting peninsulas that have been delineated from the body of flex circuit 12. That flex circuit 12 is laid flat and one or both sides are populated according to circuit board assembly techniques known in the art. Flex circuit 12 is then folded about end 16A of substrate 14. Next, optionally, tooling holes 17 may be used to align flex 12 to substrate 14. Flex 12 may be laminated or otherwise attached to substrate 14 at portions 24. Further, top surfaces 18T of ICs 18 and the top surface of circuit 25 may be attached to substrate 14 in a manner devised to provide mechanical integrity or thermal conduction.

The depicted adhesive 30 and flex 12 may vary in thickness and are not drawn to scale to simplify the drawing. The depicted substrate 14 has a thickness such that when assembled with the flex 12 and adhesive 30, the thickness measured between module contacts 20 falls in the range specified for the mating connector. In some other embodiments, flex circuit 12 may be wrapped about perimeter edge 16B or both perimeter edges 16A and 16B of substrate 14. In other instances, multiple flex circuits may be employed or a single flex circuit may connect one or both sets of contacts 20 to the resident ICs. A variety of representative embodiments of module 10 that may employ the inventions disclosed herein can be found in U.S. patent application Ser. No. 10/934,027, filed Sep. 3, 2004; U.S. patent application Ser. No. 11/005,992, filed Dec. 7, 2004; and U.S. patent application Ser. No. 11/007,551, filed Dec. 8, 2004 all of which are owned by the assignee of the present invention and are each incorporated by reference into this application.

FIG. 5 depicts side 8 of a flex circuit 12 and illustrates peninsula 26 devised as an outcropping from main body 29 of flex circuit 12. Peninsular mounting area 26 extends beyond a perimeter line of main body 29 of flex circuit 12. Perimeter line of main body 29 is identified by line “PF” shown in FIG. 5. Peninsula or peninsular mounting area 26 bears IC 25. FIG. 6 depicts an exemplar module 10 as may be assembled using flex circuit 12 devised as illustrated in FIG. 5.

As shown in the embodiment depicted in FIG. 6, on side S2 of substrate 14, flex circuit 12 extends generally along a plane “P” that lies between two ICs 18 on the S2 side of substrate 14. As shown, flex circuit 12 is arced over at arc, bend, or directional reversal point 32 on the S2 side of substrate 14 to place peninsula 26 on the S2 side of substrate 14 but more proximal to substrate 14 than is the main body 29 of flex circuit 12 on that side of substrate 14. This allows circuit 25 to be disposed so that it may be placed as close to substrate 14 as desired including in contact with substrate 14.

FIG. 7 depicts an alternative embodiment in accordance with the invention. Module 10 may be connected so that one-half of the flex circuit 12 supports one-half of the data bits. Each half of flex circuit 12 has two sets of three rows of four CSPs 18 each. The resulting module 10 has a thickness “T” shown in FIG. 8 which is 3× the thickness of a CSP 18 plus 2× the thickness of flex circuit 12. This arrangement provides several combinations of one-half of the data bits as those of skill will recognize after appreciating this specification.

FIGS. 8 and 9 depict cross-sectional views of alternative embodiments in accordance with the present invention taken along line A of FIG. 7.

FIGS. 10 and 11 depict cross-sectional views of alternative embodiments in accord with the present invention taken along line B of FIG. 8.

The present invention may be employed to advantage in a variety of applications and environment such as, for example, in computers such as servers and notebook computers by being placed in motherboard expansion slots to provide enhanced memory capacity while utilizing fewer sockets. Two high rank embodiments or single rank high embodiments may both be employed to such advantage as those of skill will recognize after appreciating this specification as well as the U.S. patent applications that have been incorporated herein by reference.

Although the present invention has been described in detail, it will be apparent to those skilled in the art that many embodiments taking a variety of specific forms and reflecting changes, substitutions and alterations can be made without departing from the spirit and scope of the invention. Therefore, the described embodiments illustrate but do not restrict the scope of the claims.

Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US20110054714 *Nov 9, 2010Mar 3, 2011Ishmael SantosMemory module thermal management
Classifications
U.S. Classification361/679.32
International ClassificationG06F1/16
Cooperative ClassificationH05K2201/056, H05K1/189, G11C5/04, H05K2201/09081, H05K2201/09445, H05K3/0061, H05K2203/1572
European ClassificationG11C5/04, H05K1/18F
Legal Events
DateCodeEventDescription
Mar 18, 2013FPAYFee payment
Year of fee payment: 4
Dec 2, 2012ASAssignment
Owner name: OVID DATA CO. LLC, DELAWARE
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ENTORIAN TECHNOLOGIES INC.;REEL/FRAME:029389/0672
Effective date: 20121031
Oct 25, 2012ASAssignment
Owner name: ENTORIAN GP LLC, TEXAS
Effective date: 20100714
Free format text: MERGER;ASSIGNOR:ENTORIAN TECHNOLOGIES L.P.;REEL/FRAME:029195/0048
Owner name: ENTORIAN TECHNOLOGIES INC., TEXAS
Free format text: MERGER;ASSIGNOR:ENTORIAN GP LLC;REEL/FRAME:029195/0114
Jan 26, 2010ASAssignment
Owner name: ENTORIAN TECHNOLOGIES L.P., TEXAS
Free format text: CHANGE OF NAME;ASSIGNOR:STAKTEK GROUP, L.P.;REEL/FRAME:023848/0062
Effective date: 20080229
Mar 11, 2005ASAssignment
Owner name: STAKTEK GROUP, L.P., TEXAS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GOODWIN, PAUL;REEL/FRAME:016383/0526
Effective date: 20050128