|Publication number||US20080284037 A1|
|Application number||US 11/748,818|
|Publication date||Nov 20, 2008|
|Filing date||May 15, 2007|
|Priority date||May 15, 2007|
|Also published as||US8012796, US8592932, US20090311828, US20100013073, US20120181648|
|Publication number||11748818, 748818, US 2008/0284037 A1, US 2008/284037 A1, US 20080284037 A1, US 20080284037A1, US 2008284037 A1, US 2008284037A1, US-A1-20080284037, US-A1-2008284037, US2008/0284037A1, US2008/284037A1, US20080284037 A1, US20080284037A1, US2008284037 A1, US2008284037A1|
|Inventors||Paul S. Andry, John M. Cotte, John U. Knickerbocker, Cornelia K. Tsang|
|Original Assignee||Andry Paul S, Cotte John M, Knickerbocker John U, Tsang Cornelia K|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (3), Referenced by (64), Classifications (29), Legal Events (1)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This invention was made with Government support under Contract No. H98230-04-C-0920, NBCH3039004 awarded by the DARPA (Defense Advanced Projects Agency) The Government has certain rights in this invention.
The present invention relates generally to microelectronic packaging of semiconductor chips and, more specifically, apparatus and methods for high density packaging of semiconductor chips using silicon space transformer chip level package structures.
Advances in semiconductor chip fabrication and packaging technologies have enabled the development of highly integrated semiconductor chips and compact chip package structures or electronic modules. For example, silicon integrated circuit chips can be fabricated with high integration density and functionality to form what is referred to as SoC (System on Chip). With SoC designs, the functionality of a complete system (e.g., computer) is integrated on a single silicon die. SoC solutions may not be practical or achievable for chip-level integration when given systems design requires the use of heterogeneous semiconductor technologies to fabricate the necessary system integrated circuits.
In addition, when fabricating thinned IC devices, packages, IC stacks or package stacks, the thinned components may be fragile to handle and lead to yield losses if broken or damaged and may become non planar due to stresses such as circuits, wiring or vias causing the thinned component to bend or bow. In some cases, the bow or bending can foe excessive and make handling or assembly difficult or impossible without added costs of mechanical handlers, temporary adhesives or figures and release processes.
In this regard, SIP (System In a Package) or SOP (System On a Package) techniques are used to integrate various die technologies (e.g., Si, GaAs, SiGe, SOI) to form a complete system which approximates SoC performance. By way of example, a SOP module can be constructed by mounting a plurality of semiconductor chips to a chip carrier substrate to form a first level (or chip level) package structure. In conventional packaging technologies, chip level carrier substrates are constructed using organic laminate build up or ceramic carrier substrate technologies. Typically, first level package having conductive through-vias (and other conductive wiring) which provide I/O and power interconnects between IC chips on the top-side of the carrier and I/O contacts on a next level packaging structure coupled to the bottom-side of the chip carrier.
As the number of circuits on a single chip is increased or as need rises to interconnect chips with much higher density I/O, or for miniaturization or for heterogeneous chip integration, or for integration of chips and stacked chips, the need arises for new packaging which can support higher wiring density and smaller form factors. As the number of circuits on a chip increase, higher density I/O packaging is typically needed or for heterogeneous chip or chip stack integration. However, there are disadvantages associated with organic and ceramic carrier technologies including, for example, high fabrication costs and inherent limitations the practical integration density, I/O density, power density, etc, that may be achieved using organic or ceramic carriers, as is known in the art. It is believed that inherent limitations and high fabrication costs associated with ceramic and organic carrier technologies may limit the ability or desire to use such carrier technologies to meet the increasing demands for higher density and higher performance and low cost packaging solutions.
Exemplary embodiments of the invention generally include apparatus and methods for high density packaging of semiconductor chips using silicon space transformer chip level package structures, which allow high density chip interconnection and/or integration of multiple chips or chip stacks nigh I/O interconnection and heterogeneous chip or function integration, and which allow packaging of thinned IC chips using thinned Si package(s) in ways that realize low cost handling and assembly, and reduce the non-planarity of the Si package(s), thinned IC or IC stack and/or module assembly.
In one exemplary embodiment of the invention, a silicon space transformer package structure includes a planar silicon substrate having a thickness of less than about 150 microns between first and second opposing planar surfaces. A plurality of conductive through-vias are formed in the planar silicon substrate to provide vertical electrical connections extending through the silicon substrate between the first and second opposing planar surfaces. A wiring layer is formed on the first planar surface of the silicon substrate, which includes a first pattern of electrical contacts and integrated circuit components and redistribution wiring. A second pattern of electrical contacts are formed on the second surface of the silicon substrate. The redistribution wiring and conductive-through vias provide space transform, electrical connections between the first pattern and second pattern of electrical contacts.
In various exemplary embodiments of the invention, the first pattern of electrical contacts may be an area array of contacts having a pitch P1 and the second pattern of electrical contacts may be an area array of contacts having a pitch P2, where P2>P1, or the first pattern of electrical contacts may a perimeter array of contacts having a pitch P1 and the second pattern of electrical contacts is an area array of contacts having a pitch P2, where P2>P1.
In another exemplary embodiment of the invention, the silicon space transformer package may further comprise a plurality of passive devices formed on the first planar surface of the silicone substrate and electrically connected to the wiring layer.
In another embodiment of the invention, the wiring layer of the silicone space transformer package may be a multilayer structure comprising three or more metallization levels. The wiring layer may comprise power and ground wiring levels.
The silicon space transformer package may further comprises an open cavity formed therein between the first and second opposing surfaces, in which separate electrical and optical devices can be disposed for high-density packaging or which provide an optical channel to enable optical communications between optical components disposed on opposing sides of the silicon space transformer structures.
In yet another exemplary embodiment of the invention, an electronic apparatus includes a first level package structure and a second level package structure. The first level package structure includes a silicon space transformer chip carrier structure and an IC (integrated circuit) chip flip chip mounted on a first surface of the silicon space transformer chip carrier structure using an first pattern of electrical contacts with pitch P1. The second level package substrate includes a second pattern of electrical contacts with pitch P2, wherein P2>P1, formed on a mounting surface thereof. The first level package structure is mounted to the mounting surface of the second level package substrate with the silicon space transformer chip carrier structure providing space transforming electrical interconnect ions between the first pattern of electrical contacts and the second pattern of electrical contacts on the mounting surface of the second level package structure.
In another exemplary embodiment of the invention, a method is provided for fabricating a semiconductor package structure beginning with a silicon substrate having a thickness t1 between first and second opposing planar surfaces. A pattern of conductive vias is formed to a depth d below the first surface of silicon substrate, which is less than the thickness t1 of the silicon substrate. A wiring layer is formed on the first surface of the silicon substrate, wherein the wiring layer comprises a first pattern of electrical contacts and redistribution wiring that provides electrical connections between the first pattern of electrical contacts and the conductive vias. A glass handler substrate is bonded to the wiring layer on the first surface of the silicon substrate. The second surface of the silicon substrate is then recessed to expose bottom portions of the blind conductive vias and reduce the thickness t1 of the silicone substrate to a thickness t1′, where t1′ is less than about 150 microns to about 1-10 um. An insulating layer is then formed on the recessed second surface of the silicon substrate with the bottom portions of the conductive vias exposed. Electrical contacts are then formed on the exposed bottom portions of the conductive vias to provide a second pattern of electrical contacts. The second pattern of electrical contacts are bonded to a third pattern of electrical contacts on a second package substrate layer and the mechanical glass handler substrate is removed.
The second package substrate layer may be a second silicon substrate having a thickness t2 between first and second opposing planar surfaces and a second pattern of conductive vias formed to a depth d2 below the first surface of second silicon substrate, which is less than the thickness t2 of the second silicon substrate, wherein the third pattern of electrical contacts are electrically connected to exposed end portions of respective conductive vias in the second pattern of conductive vias, wherein prior to removing the glass handler substrate, the method further includes recessing the second surface of the second silicon substrate to expose bottom portions of the second pattern of conductive vias and reduce the thickness t2 of the second silicone substrate to a thickness t2′ , where t2′ is less than about 150 microns to about 1-10 um. forming an insulating layer on the recessed second surface of the second silicon substrate with the bottom portions of the second pattern of conductive vias exposed, and forming electrical contacts on the exposed bottom portions of the conductive vias to provide a further pattern of electrical contacts.
In another exemplary embodiment, prior to bonding the second pattern of electrical contacts to the third pattern of electrical contacts on the second package substrate layer, the method further includes etching an open cavity through the silicon substrate from the recessed second surface to the first surface thereof, etching a closed end cavity in the first surface of the second silicon substrate down to a depth below the depth d2 of the second pattern of conductive vias, aligning the open cavity and closed end cavity when bonding the first and second silicon substrates; and opening the closed end cavity during recessing the second surface of the second silicon substrate.
These and other exemplary embodiments, aspects, features and advantages of the present invention will be described or become apparent from the following detailed description of exemplary embodiments, which is to be read in connection with the accompanying drawings.
Exemplary embodiments of the invention as discussed herein generally include apparatus and methods for high density packaging of semiconductor chips using silicon space transformer chip level package structures. For instance,
Exemplary structures and methods for constructing semiconductor chip packages using silicon space transformer package structures will now be described more fully with reference to the accompanying drawings. It is to be understood that the thickness and dimensions of the semiconductor package components, structures, layers, regions, etc., as depicted in the figures are not drawn to scale, but are merely depicted for ease of illustration and exaggerated for clarity. It is to be further understood that when a layer is described as being “on” or “over” another layer or substrate, such layer may be directly on the other layer or substrate, or intervening layers may also be present. Moreover, elements that are similar or the same will be denoted by the same reference numeral throughout the drawings.
The wiring layer (12 a) and conductive through vias (12 c) provide space transforming interconnections between the top-side contacts (14) and bottom-side I/O contacts (15) of the silicon space transformer substrate (12). For example, the chip (11) may be formed having a perimeter array of I/O and power contacts/pads formed on an active surface of the chip (11), whereby the silicon space transformer substrate (12) provides a space transformation from the perimeter array of contacts (14) to an area array of contacts (15). In such case, the silicon space transformer substrate (12) can be the same size (footprint area) of the chip (11) whereby the wiring layer (12 a) and conductive through vias (12 c) can redistribute the perimeter array contacts (14) to the area array contacts (15).
The package substrate (13) may be an organic substrate, a ceramic substrate, a silicon substrate, etc. that provides a first level package structure, which can be electrically and mechanically mounted to a second level package such as a printed circuit board or printed wiring board, etc. The active surface of the silicon space transformer substrate (12) can include high-density top-die interconnect wiring (12 a) and can also serve to support local integrated passive elements and/or active circuit technology depending on the application design.
The semiconductor package (30) differs from the package (10) of
Moreover, in the exemplary embodiment of
The structures of
One significant advantage in using silicon carrier packages for high density packaging of silicon chips, for example, is that the silicon package substrates layers (or carriers) and the thinned chip have the same or similar CTE (coefficient of thermal expansion). In this regard, during thermal cycling, the expansion and contraction between the silicon carrier packages and silicon chips is matched, thereby minimizing the stresses and strains that may be generated in the contacts (e.g., solder balls) between chip and substrate, thereby allowing high-density micro bump interconnections to scale to smaller sizes.
However, silicon space transformer structures that are built with one or more thinned silicon substrate layers having integrally formed metallic wiring, passive/active components, through-silicon-vias, cavities, etc, may not be able to maintain planarity when freestanding due to local bending caused by thermal stresses resulting from CTE mismatches between the various materials and the ultra thin silicon layers. For example, in the exemplary package structure of
It is to foe appreciated that silicon space transformer package structures such as depicted in
For instance, a silicon space transformer structure formed of a single layer of silicon such as depicted in
In other exemplary embodiments of the invention, silicon space transformer package structures can be formed having cavities in which separate electrical and optical devices can be disposed for high-density packaging or which provide an optical channel to enable optical communications between optical components disposed on opposing sides of the silicon space transformer structures.
Various methods for fabricating silicon space transformer carriers will now be discussed in further detail below. For example,
After formation of the liner layer (103), a metallization process is performed to overfill the via annular trenches (101) with a desired conductive material (104) followed by a planarization process to remove excess metal at the top surface of the substrate (100). The metallization and planarization process results in formation of a plurality of electrically isolated, close-ended conductive annular vias (105) as depicted in
Next, referring to
Referring still to
Next, referring to
Thereafter, using the same or similar techniques as described with reference to FIG 6F, the first substrate (300) is subjected to a backside grind process to expose the bottom, closed-end of the conductive annular vias (305), resulting in the structure schematically illustrated in
Thereafter, using the same or similar techniques as described with reference to
The methods described above are illustrative of exemplary embodiments of the invention for constructing semiconductor chip packages using silicon carrier fabrication technologies which follow CMOS back-end-of line design rules to enable low-cost fabrication of silicon carriers having high density wiring and through via interconnects which are sufficient to support high-density I/O SOP packaging solutions. Silicon space transform chip package structures may be constructed using one or more thinned silicon space transformer substrate layers having through-silicon-vias which permit electrical connections to extend through the one or more silicon substrate layers and high density wiring layers in electrical contact with the conductive through vias to provide space transformation nigh I/O density packaging of one or more thinned IC chips. Each layer of silicon may be fabricated from a bulk silicon wafer having an initial bulk thickness of between 700 to 800 microns, which is thinned to less than about 150 microns thick and preferably, less than 70 to 1-10 microns thickness and designed and fabricated using stress balanced structures such that the non-planarity due to wiring, vias, circuits and assembly are reduced or minimized to aide in handling and assembly.
The space transformation may be realized using a multilevel wiring layer that includes signal, power and/or ground wiring. The space transformation may be from an area array pitch to another area array pitch of same or different pitch, may be from perimeter array to area array or custom I/O footprint to another I/O footprint, and may be fan in, fan out or a combination. In other embodiments described above, passive functionality may be integrated within one or more silicon layers including, for example, decoupling capacitors, inductors, and/or resistors which can help to reduce or eliminate the need for integrated passive function on the chip and/discrete or integrated passives on the package and board.
The use of the multilevel BEOL wiring levels formed on one side or both sides and/or more than one thinned silicon sub package layers not only provides increased wiring such as for signal, voltage and ground interconnections, but also provide a mechanical benefited of added thickness for enhanced mechanical handling and reduced non-planarity during processing, manufacturing and/or assembly, which helps to provide planarity to the silicon space transformer structure such as by means of stress balancing, which prevents bending in instances where the thinned silicon substrate layers with wiring, passive components, through-silicon-vias, cavities and/or active tend to not maintain planarity when freestanding without the application of external forces or added balancing Si sub-package layers. The silicon package structure can provide matched coefficient of thermal expansion between silicon chips and package substrates such as ceramic or organic laminates to reduce stress for low K dielectric chips and/or air gap chips as well as to reduce stress to conventional ceramic or organic packages.
The silicon space transformer package structures can be designed with silicon sub-package layers that are modular in build and function. For example, one silicon substrate level may be designed to provide standard space transformation wiring whereas another silicon substrate layer may provide integrated decoupling while yet another silicon substrate layer may be designed to provide power and ground wiring, such that when integrated, each separate silicon package layer can be manufactured in a low cost wafer manor and integrated using or reusing a sub-package for low cost and high volume production.
Another exemplary embodiment of the invention as applied to one application is to provide very high interconnection density to cache or memory chips and to processor, graphics or game chips so as to provide 10× to 10,000× increase data rates compared to traditional cache chips and other memory chips such as DRAM or SRAM. In this way the performance of the application may be increased, the power per I/O significantly reduced and the functionality of the device may be scaled significantly compared to current integration between processor and memory type chips. The benefit from silicon packaging, chip stacking and increased I/O density on and off both the memory chips and processor type chips with reduced latency, reduced wire lengths, reduced power, and option to reduce the mux/demux for chip simplification and latency reduction are also key enablers possible with this invention. The change specifically from I/O density of <100 I/O per mm2 to I/O density of >500 I/O or >1000 I/O per mm2 for memory chips, processor chips, graphics chips, game chips and other IC's. Another benefit for this invention leverages this high I/O interconnection density for memory chips and chip stacks connected to processor, graphics and game chips with one or more multiprocessors cores and threads is included in this invention. The design for memory chips to benefit from this design enhancement are also called out with nigh I/O density for connection in a chip stack or on silicon package with high I/O interconnection and wiring using one or more levels of Si interposer to processor like chips is also included in this invention for performance enhancement and relative power reductions.
Although exemplary embodiments have been described herein with reference to the accompanying drawings for purposes of illustration, it is to be understood that the present invention is not limited to those precise embodiments, and that various other changes and modifications may be affected herein by one skilled in the art without departing from the scope of the invention.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US20030132529 *||Feb 19, 2002||Jul 17, 2003||Yeo Yong Kee||Enhanced chip scale package for flip chips|
|US20070035030 *||Aug 11, 2005||Feb 15, 2007||International Business Machines Corporation||Techniques for providing decoupling capacitance|
|US20080179083 *||Jan 30, 2007||Jul 31, 2008||Mcdata Corporation||Electrical terminal footprints for a printed circuit board|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7538432 *||Sep 18, 2008||May 26, 2009||International Business Machines Corporation||Temporary structure to reduce stress and warpage in a flip chip organic package|
|US7670874||Feb 16, 2007||Mar 2, 2010||John Trezza||Plated pillar package formation|
|US7687397||Apr 5, 2007||Mar 30, 2010||John Trezza||Front-end processed wafer having through-chip connections|
|US7687400||Mar 19, 2007||Mar 30, 2010||John Trezza||Side stacking apparatus and method|
|US7767486 *||Nov 21, 2007||Aug 3, 2010||Intel Corporation||High-volume on-wafer heterogeneous packaging of optical interconnects|
|US7781886||Jan 10, 2006||Aug 24, 2010||John Trezza||Electronic chip contact structure|
|US7785931||Jun 12, 2009||Aug 31, 2010||John Trezza||Chip-based thermo-stack|
|US7785987||Jan 30, 2009||Aug 31, 2010||John Trezza||Isolating chip-to-chip contact|
|US7919873||Apr 5, 2011||Megica Corporation||Structure of high performance combo chip and processing method|
|US7932584||Feb 16, 2007||Apr 26, 2011||Cufer Asset Ltd. L.L.C.||Stacked chip-based system and method|
|US7960212||Jun 14, 2011||Megica Corporation||Structure of high performance combo chip and processing method|
|US7960269||Jul 24, 2006||Jun 14, 2011||Megica Corporation||Method for forming a double embossing structure|
|US7960842||Nov 12, 2008||Jun 14, 2011||Megica Corporation||Structure of high performance combo chip and processing method|
|US7964961||Apr 10, 2008||Jun 21, 2011||Megica Corporation||Chip package|
|US7964973||Jun 21, 2011||Megica Corporation||Chip structure|
|US7973401||Nov 12, 2008||Jul 5, 2011||Megica Corporation||Stacked chip package with redistribution lines|
|US7985653||Nov 24, 2008||Jul 26, 2011||Megica Corporation||Semiconductor chip with coil element over passivation layer|
|US7989958||Jan 10, 2006||Aug 2, 2011||Cufer Assett Ltd. L.L.C.||Patterned contact|
|US8008775||Dec 20, 2004||Aug 30, 2011||Megica Corporation||Post passivation interconnection structures|
|US8018060||Jan 16, 2008||Sep 13, 2011||Megica Corporation||Post passivation interconnection process and structures|
|US8021921||May 29, 2008||Sep 20, 2011||Megica Corporation||Method of joining chips utilizing copper pillar|
|US8022544||Jul 11, 2005||Sep 20, 2011||Megica Corporation||Chip structure|
|US8105940 *||Feb 10, 2010||Jan 31, 2012||International Business Machines Corporation||Power distribution in a vertically integrated circuit|
|US8124446||Aug 22, 2007||Feb 28, 2012||Megica Corporation||Structure of high performance combo chip and processing method|
|US8148806||Nov 12, 2008||Apr 3, 2012||Megica Corporation||Multiple chips bonded to packaging structure with low noise and multiple selectable functions|
|US8154131||Jan 10, 2006||Apr 10, 2012||Cufer Asset Ltd. L.L.C.||Profiled contact|
|US8159074||Apr 17, 2012||Megica Corporation||Chip structure|
|US8178967||May 15, 2012||Megica Corporation||Low fabrication cost, high performance, high reliability chip scale package|
|US8193636||Jun 5, 2012||Megica Corporation||Chip assembly with interconnection by metal bump|
|US8294279||Jan 24, 2006||Oct 23, 2012||Megica Corporation||Chip package with dam bar restricting flow of underfill|
|US8362588||Jun 13, 2011||Jan 29, 2013||Megica Corporation||Semiconductor chip with coil element over passivation layer|
|US8395902 *||May 21, 2008||Mar 12, 2013||International Business Machines Corporation||Modular chip stack and packaging technology with voltage segmentation, regulation, integrated decoupling capacitance and cooling structure and process|
|US8421222||Apr 16, 2013||Megica Corporation||Chip package having a chip combined with a substrate via a copper pillar|
|US8421227||Apr 16, 2013||Megica Corporation||Semiconductor chip structure|
|US8426958||Apr 23, 2013||Megica Corporation||Stacked chip package with redistribution lines|
|US8456856||Mar 11, 2010||Jun 4, 2013||Megica Corporation||Integrated circuit chip using top post-passivation technology and bottom structure technology|
|US8481418||Oct 31, 2007||Jul 9, 2013||Megica Corporation||Low fabrication cost, high performance, high reliability chip scale package|
|US8519538 *||Apr 28, 2010||Aug 27, 2013||Taiwan Semiconductor Manufacturing Company, Ltd.||Laser etch via formation|
|US8519542||Aug 3, 2010||Aug 27, 2013||Xilinx, Inc.||Air through-silicon via structure|
|US8519552||Aug 10, 2011||Aug 27, 2013||Megica Corporation||Chip structure|
|US8618648||Jul 12, 2012||Dec 31, 2013||Xilinx, Inc.||Methods for flip chip stacking|
|US8686548 *||Jan 10, 2011||Apr 1, 2014||Shinko Electric Industries Co., Ltd.||Wiring substrate, method for manufacturing wiring substrate, and semiconductor package including wiring substrate|
|US8780576 *||Sep 14, 2011||Jul 15, 2014||Invensas Corporation||Low CTE interposer|
|US8841931 *||Jan 27, 2011||Sep 23, 2014||Taiwan Semiconductor Manufacturing Company, Ltd.||Probe card wiring structure|
|US8901733||Jul 30, 2008||Dec 2, 2014||Qualcomm Incorporated||Reliable metal bumps on top of I/O pads after removal of test probe marks|
|US8921198 *||Mar 23, 2012||Dec 30, 2014||International Business Machines Corporation||Method and structure for forming a deep trench capacitor|
|US8963268 *||Mar 8, 2013||Feb 24, 2015||University Of Washington Through Its Center For Commercialization||Free-standing two-sided devices|
|US9059161 *||Sep 20, 2012||Jun 16, 2015||International Business Machines Corporation||Composite wiring board with electrical through connections|
|US20060049525 *||Dec 20, 2004||Mar 9, 2006||Megic Corporation||Post passivation interconnection process and structures|
|US20110169133 *||Jul 14, 2011||Shinko Electric Industries Co., Ltd.||Wiring substrate, method for manufacturing wiring substrate, and semiconductor package including wiring substrate|
|US20110266674 *||Apr 28, 2010||Nov 3, 2011||Taiwan Semiconductor Manufacturing Company, Ltd.||Laser Etch Via Formation|
|US20120181661 *||Mar 23, 2012||Jul 19, 2012||International Business Machines Corporation||Method for tuning the trheshold voltage of a metal gate and high-k device|
|US20120194210 *||Aug 2, 2012||Taiwan Semiconductor Manufacturing Company, Ltd.||Probe card wiring structure|
|US20130008023 *||Jan 10, 2013||International Business Machines Corporation||Modular chip stack and packaging technology with voltage segmentation, regulation, integrated decoupling capacitance, and cooling structure and process|
|US20130063918 *||Sep 14, 2011||Mar 14, 2013||Invensas Corp.||Low cte interposer|
|US20130270664 *||Mar 8, 2013||Oct 17, 2013||University Of Washington Through Its Center For Commercialization||Free-standing two-sided devices|
|US20140078704 *||Sep 20, 2012||Mar 20, 2014||International Business Machines Corporation||Functional glass handler wafer with through vias|
|US20140235027 *||Aug 8, 2012||Aug 21, 2014||International Business Machines Corporation||Silicon carrier space transformer and temporary chip attach burn-in vehicle for high density connections|
|CN102621360A *||Jan 19, 2012||Aug 1, 2012||台湾积体电路制造股份有限公司||Probe card wiring structure|
|EP2610906A1 *||Dec 10, 2012||Jul 3, 2013||3D Plus||Method for collective production of 3D electronic modules comprising only valid PCBs|
|EP2816597A3 *||Jun 13, 2014||Jul 22, 2015||Commissariat A L'energie Atomique Et Aux Energies Alternatives||Method for manufacturing a mechanically self-contained microelectronic device|
|WO2012018415A1 *||Apr 6, 2011||Feb 9, 2012||Xilinx, Inc.||Air through-silicon via structure|
|WO2013066504A1 *||Sep 14, 2012||May 10, 2013||Invensas Corporation||Low cte interposer|
|WO2014011281A1 *||Apr 11, 2013||Jan 16, 2014||Xilinx, Inc.||Methods for flip chip stacking|
|U.S. Classification||257/774, 438/108, 257/E23.01|
|International Classification||H01L21/00, H01L23/48|
|Cooperative Classification||H01L25/0657, H01L23/50, H01L23/49827, H01L2924/01077, H01L25/0655, H01L2221/68345, H01L23/49833, H01L2224/16225, H01L2924/10253, H01L21/6835, H01L24/81, H01L2924/15311, H01L2924/15174, H01L2924/01079, H01L2924/01019, H01L2924/19041, H01L23/147, H01L2224/81801, H01L2924/3025|
|European Classification||H01L21/683T, H01L23/50, H01L23/498F, H01L23/498E, H01L23/14S|
|May 15, 2007||AS||Assignment|
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ANDRY, PAUL S;COTTE, JOHN M;KNICKERBOCKER, JOHN U;AND OTHERS;REEL/FRAME:019296/0370;SIGNING DATES FROM 20070514 TO 20070515