Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20080284045 A1
Publication typeApplication
Application numberUS 11/750,757
Publication dateNov 20, 2008
Filing dateMay 18, 2007
Priority dateMay 18, 2007
Also published asUS8574967, US20110165731, US20130189814, US20140030851, WO2008144605A1
Publication number11750757, 750757, US 2008/0284045 A1, US 2008/284045 A1, US 20080284045 A1, US 20080284045A1, US 2008284045 A1, US 2008284045A1, US-A1-20080284045, US-A1-2008284045, US2008/0284045A1, US2008/284045A1, US20080284045 A1, US20080284045A1, US2008284045 A1, US2008284045A1
InventorsMark A. Gerber, David N. Walter
Original AssigneeTexas Instruments Incorporated
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Method for Fabricating Array-Molded Package-On-Package
US 20080284045 A1
Abstract
A method and apparatus for fabricating a semiconductor device are disclosed. The method attaches semiconductor chips (130) on a sheet-like insulating substrate (101) integral with two or more patterned layers of conductive lines and vias and with contact pads (103) in pad locations. A mold is provided, which has a top portion (210) with metal protrusions (202) at locations matching the pad locations. The protrusions are shaped as truncated cones of a height suitable to approach the pad metal surface in the closed mold cavity. The substrate and the chip are loaded onto the bottom mold portion (310); the mold is closed by clamping the top portion onto the bottom portion so that the protrusions are aligned with the contact pads, approaching the pad surface. After pressuring encapsulation compound into the cavity, the mold is opened; the encapsulated device has apertures to the pad locations. Any residual compound formed on the pads is removed by laser, plasma, or chemical to expose the metal surface.
Images(10)
Previous page
Next page
Claims(24)
1. A method for fabricating a semiconductor device comprising the steps of:
providing a sheet-like insulating substrate integral with two or more patterned layers of conductive lines and vias, the substrate having a first surface with chip assembly sites and contact pads in pad locations, and a second surface;
providing semiconductor chips;
attaching a chip to each assembly site;
providing a mold having top and bottom portions, the top portion forming a cavity for holding semiconductor devices;
the top portion including protrusions at locations matching the pad locations, the protrusions shaped as truncated cones of a height suitable to approach the pad metal surface when the mold is in a closed form;
the bottom portion being without corresponding protrusions;
loading the substrate with the chips onto the bottom mold portion, resting the second substrate surface on the mold and positioning the first surface with the contact pads away from the bottom mold portion;
closing the mold by clamping the top portion onto the bottom portion so that the protrusions are aligned with the contact pads, approaching the pad surface;
pressuring molding compound into the cavity to fill the cavity, thereby creating an encapsulation;
opening the mold and removing the substrate together with the encapsulated chips from the mold, the encapsulation having apertures to the pad locations; and
removing any residual compound on the pads to expose the metal surface.
2. The method according to claim 1 wherein the protrusions approach the pad metal surface in the closed cavity to a distance between 0 and 100 μm.
3. The method according to claim 1 wherein the protrusion touches the pad metal surface in the closed mold.
4. The method according to claim 1 wherein the metal protrusions further include a ridge operable to create an aperture having a gas release channel in the aperture.
5. The method according to claim 1 wherein the step of removing residual compound from the pad surface is performed by the process of shining laser light into the encapsulation apertures, thereby depositing compound particles on the otherwise smooth sidewalls.
6. The method according to claim 1 wherein the step of removing residual compound from the pad surface is performed by a plasma clean-up process, thereby creating a roughened surface on the aperture sidewalls.
7. The method according to claim 1 wherein the step of removing residual compound from the pad surface is performed by a chemical etch process, thereby leaving etch structures on the aperture sidewalls.
8. The method according to claim 1 further including, before the step of loading the substrate, the step of placing a compliant film over the top portion loaded with the inserts.
9. The method according to claim 8 further including, after the step of opening the mold, the step of peeling the compliant film off the top portion.
10. The method according to claim 1 wherein the step of attaching the chip includes wire bonding.
11. The method according to claim 1 wherein the step of attaching the chip includes a flip-chip process.
12. The method according to claim 1 further including the step of attaching solder balls to the second substrate surface.
13. The method according to claim 1 further including the step of filling the encapsulation apertures to the pads with solder material.
14. The method according to claim 1 further including the step of singulating individual units from the sheet-like substrate.
15. The method according to claim 14 wherein the step of singulating is performed by a sawing process, thereby creating a surface with saw marks.
16. The method according to claim 15 further including the step of attaching another semiconductor device with solder balls to the first substrate surface of the singulated unit so that the exposed pad surfaces are contacted by the solder balls, thereby creating a package-on-package semiconductor assembly.
17. The method according to claim 1 wherein the pad metal surface has a layer including gold or palladium.
18. An apparatus for the fabrication of a semiconductor device comprising:
a mold having top and bottom portions, the top portion having a cavity for holding semiconductor devices, the device includes a semiconductor chip attached to a sheet-like insulating substrate integral with two or more patterned layers of conductive lines and vias, the substrate having contact pads in pad locations;
the mold operable to be closed by clamping the top portion onto the bottom portion;
the top portion including protrusions at locations matching the pad locations, the protrusions shaped as truncated cones of a height suitable to approach the pad metal surface in the closed mold; and
the bottom portion being without corresponding protrusions.
19. A device comprising:
a sheet-like insulating substrate integral with two or more patterned layers of conductive lines and vias, the substrate having a first surface with a chip assembly site and contact pads in pad locations, and a second surface;
a semiconductor chip attached to the assembly site; and
an encapsulated region on the first surface, extending to the edge of the substrate, enclosing the chip and having contact apertures at the pad locations for external communication with the metal surfaces, the apertures having a not-smooth sidewall surfaces.
20. The device according to claim 19 wherein the not-smooth aperture sidewall surfaces include laser spalled compound particles.
21. The device according to claim 19 wherein the not-smooth aperture sidewalls include a plasma-roughened surface.
22. The device according to claim 19 wherein the not-smooth aperture sidewall surfaces have chemically etched structures.
23. The device according to claim 19 wherein the semiconductor chip is attached to the substrate by wire bonding.
24. The device according to claim 19 wherein the semiconductor chip is attached on the substrate by a flip-chip process.
Description
    FIELD OF THE INVENTION
  • [0001]
    The present invention is related in general to the field of semiconductor devices and processes and more specifically to the structure and fabrication method of low-profile, vertically integrated package-on-package integrated circuit assemblies.
  • DESCRIPTION OF THE RELATED ART
  • [0002]
    The thickness of today's semiconductor package-on-package products is the sum of the thicknesses of the semiconductor chips, electric interconnections, and encapsulations, which are used in the individual devices constituting the building-blocks of the products. This simple approach, however, is no longer acceptable for the recent applications especially for hand-held wireless equipments, since these applications place new, stringent constraints on the size and volume of semiconductor components used for these applications.
  • [0003]
    Furthermore, while the market place renewed a push to shrink semiconductor devices both in two and in three dimensions, the miniaturization effort included packaging strategies for thinner semiconductor devices as well as electronic systems. This trend to reduce product thickness initiated an increasing tendency to have product warpage problems, especially in thin assemblies, caused by the mismatch in the coefficients of thermal expansion (CTE) between the semiconductor chip, the plastic substrates, the molding compound, the solder balls, and the printed circuit board. For instance, with silicon as the semiconductor material and plastic FR-4 as substrate material, the difference in CTE is about an order of magnitude. Warpage is aggravated by repeated temperature cycles and solder reflows. Warpage can lead to some of the most debilitating problems encountered by semiconductor assemblies such as the fracture and separation of solder joints, or the separation of materials followed by moisture ingress.
  • SUMMARY OF THE INVENTION
  • [0004]
    Applicants recognize an existing need to shrink semiconductor devices both in two and in three dimensions, especially for a device-stacking and package-on-package method for semiconductor devices as well as electronic systems. Specifically, applicants recognize an existing need to design production equipment such as molds, to fabricate devices directly usable for assembling package-on-package the products.
  • [0005]
    The invention solves the problem by constructing one mold portion with contours so that the molded device will offer direct coupling with another device to form a package-on-package product. In addition, the new fabrication method is low-cost and simplified, and the products provide improved testability and thus yield. Using these contoured molds, stacking chips and packages will shorten the time-to-market of innovative products such as vertically integrated semiconductor systems, which utilize available chips of various capabilities (for example processors and memory chips), eliminating the wait for a redesign of chips.
  • [0006]
    Based on the contoured mold equipment, package-on-package devices can be produced with excellent electrical performance, mechanical stability free of warping, and high product reliability. Further, it is a technical advantage that the fabrication method is flexible enough to be applied for different semiconductor product families and a wide spectrum of design and process variations.
  • [0007]
    One embodiment of the invention is a method for fabricating a semiconductor device. A semiconductor chip is assembled on a sheet-like insulating substrate integral with two or more patterned layers of conductive lines and conductive vias and contact pads in pad locations. A mold is provided, which has a top portion with metal protrusions at locations matching the pad locations; the protrusions are shaped as truncated cones of a height suitable to approach the pad metal surface in the closed mold cavity. The bottom mold portion is featureless. The substrate with the chip is loaded onto the bottom mold portion; the mold is closed by clamping the top portion onto the bottom portion so that the protrusions are aligned with the contact pads, approaching the pad surface. A cavity is thus formed by the top portion. After pressuring encapsulation compound into the cavity, the mold is opened. The encapsulation of the molded device has apertures to the pad locations. Finally, any residual compound formed on the pads is removed to expose the metal surface.
  • [0008]
    The protrusions approach the pad metal surface in the closed cavity to a distance between 0 and 100 μm. The compound formed in that distance can be removed either by shining laser light into the compound apertures, depositing compound particles on the sidewalls; or by a plasma clean-up process, leaving a roughened surface on the aperture sidewalls; or by a chemical etch process, leaving a compound undercut next to the pad metal surface.
  • [0009]
    The mold apertures may be filled with solder material contacting the pad metal surface, or they may serve to attach another semiconductor device with solder bodies, creating a package-on-package semiconductor assembly.
  • [0010]
    Another embodiment of the invention is a mold with top and bottom portions forming a cavity for holding semiconductor devices, wherein the device includes a semiconductor chip assembled on a sheet-like insulating substrate having contact pads in pad locations and with a metal surface. The mold is operable to be closed by clamping the top portion onto the bottom portion. The top portion includes metal protrusions at locations matching the pad locations; the protrusions are shaped as truncated cones of a height suitable to approach the pad metal surface in the closed cavity. The cones are angled with a range of about 10 to 30 degrees from vertical. Furthermore, the protrusions may optionally include a ridge operable to create a gas release channel in the aperture of the contact pads.
  • [0011]
    Another embodiment of the invention is a semiconductor device including a sheet-like insulating substrate with a perimeter, a first (top) surface with a chip assembly site and contact pads in pad locations and with a metal surface, and a second (bottom) surface. A semiconductor chip is assembled (by wire bonding or by flip-chip) on the assembly site. An encapsulated region, located only on the top substrate and extending to the substrate perimeter, encloses the chip in compound and has contact apertures at the pad locations for permitting external communication with the metal surfaces; the apertures may include sidewall surfaces with compound structures modified from its smooth-molded character by a metal clean-up process.
  • [0012]
    The compound structures on the aperture sidewalls may include thermally modified compound particles indicative of a laser process used for exposing the pad metal. Alternatively, the aperture sidewalls may have a roughened surface indicative of a plasma clean-up process used for exposing the pad metal. Or alternatively, the aperture sidewalls have indications of a chemical etch process used for exposing the pad metal.
  • [0013]
    The device further may have elongated grooves in the contact apertures operable as gas release channels. Solder material may be in the apertures, contacting the pad metal surface. Alternatively, another semiconductor device with solder balls can be attached to the first substrate surface by contacting the pad surfaces with the solder balls and thus creating a package-on-package semiconductor assembly. In addition, solder bodies may be attached to the second substrate surface.
  • [0014]
    The technical advances represented by certain embodiments of the invention will become apparent from the following description of the preferred embodiments of the invention, when considered in conjunction with the accompanying drawings and the novel features set forth in the appended claims.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0015]
    FIGS. 1A to 7 illustrate certain process steps for fabricating an array-molded semiconductor device according to an embodiment of the invention.
  • [0016]
    FIG. 1A is a schematic cross section of a substrate with contact pads and a semiconductor chip assembled by wire bonding.
  • [0017]
    FIG. 1B is a schematic cross section of a substrate with contact pads and a semiconductor chip assembled by flip-chip technology.
  • [0018]
    FIG. 1C is a schematic cross section of a sheet-like substrate with contact pads and a plurality of chips flip-assembled for array processing.
  • [0019]
    FIG. 2A shows a schematic cross section of the top portion of a mold with structural features according to the invention.
  • [0020]
    FIG. 2B shows a schematic cross section of the top portion of a mold intended for array-molding with structural features according to the invention.
  • [0021]
    FIG. 3A shows a schematic cross section of the bottom portion of a mold.
  • [0022]
    FIG. 3B shows a schematic cross section of the bottom portion of a mold intended for array-molding.
  • [0023]
    FIG. 4 illustrates a schematic cross section of the open mold according to an embodiment of the invention, loaded with a substrate assembled with semiconductor devices.
  • [0024]
    FIG. 5 shows a schematic cross section of the closed mold according to an embodiment of the invention, loaded with a substrate assembled with semiconductor devices.
  • [0025]
    FIG. 6A illustrates a schematic cross section of a molded semiconductor array after removal from the mold.
  • [0026]
    FIG. 6B shows a magnified schematic cross section of a molded unit after removal from the mold and singulation from the array.
  • [0027]
    FIG. 7 is a schematic cross section of a discrete device after removing any molding compound from the contact pads, filling an aperture with solder, and attaching solder bodies for external communication.
  • [0028]
    FIG. 8A shows a schematic cross section of a finished array with features according to the invention.
  • [0029]
    FIG. 8B depicts a schematic top view of a finished array, molded according to the invention, before singulation.
  • [0030]
    FIG. 8C shows a schematic perspective view of a discrete unit singulated from the molded array with features according to the invention.
  • [0031]
    FIG. 9 illustrates a schematic cross section of another embodiment of the invention, wherein a second semiconductor device with solder bodies is attached to the first device so that the aperture-exposed pads of the first device are contacted by the solder bodies of the second device, creating a package-on-package semiconductor assembly.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • [0032]
    FIGS. 1A through 7 illustrate schematically the steps of one embodiment of the present invention, a method for array-molding semiconductor devices. The steps shown in FIGS. 1A and 1B show the assembly of a semiconductor chip on a substrate by wire bonding (FIG. 1A) and by flip-chip technology (FIG. 1B); FIG. 1C exemplifies a portion of an array of chips assembled by flip-chip. A sheet-like substrate 101 with insulating core (for example, plastic, glass-fiber reinforced, ceramic) is integral with two or more patterned layers of conductive lines and conductive vias (preferably copper) and contact pads in pad locations. Lines 110 do not reach beyond the boundaries of substrate 101. Substrate 101 has a first surface 101 a and a second surface 101 b, and a preferred thickness range from 0.2 to 0.5 mm. The first surface 101 a includes chip assembly sites 102 and contact pads 103 in pad locations. The metal of the contact pads is preferably copper with a solderable surface (for example, including a layer of gold or palladium). Second surface 101 b also has pads 112 with a solderable surface.
  • [0033]
    A plurality of semiconductor chips 130 is provided. In order to attach and electrically connect the chips, they are assembled on each assembly site either by adhesive attachment and wire bonding, or by flip-chip connection. For flip-attachment, the connecting metal bumps 140 may be made of solder, gold, or copper.
  • [0034]
    As illustrated in FIG. 2A to 3B, in the next process step a mold made of steel or another suitable material is provided, which allows the encapsulation of a single unit or an array of units. The mold has a top portion manufactured to include recesses suitable for a cavity, and a bottom portion; when closed, the mold is forming a cavity for holding semiconductor devices. In FIG. 2A, the top portion is intended to process a single unit and is designated 201; in FIG. 2B, the top portion is constructed for an array of units to be processed together as a batch. In FIG. 3A, the bottom portion is intended to process a single unit and is designated 301; in FIG. 2B, the bottom portion is constructed for an array of units to be processed together.
  • [0035]
    The top portion 201 includes protrusions 202 at locations matching the pad locations of the device shown in FIGS. 1A and 1B; the bottom portion 301 is without corresponding protrusions. The protrusions are preferably shaped as truncated cones, with the cone surface angled within a preferred range from about 10 to 30 degrees from vertical. The angle is designated 202 a in FIG. 2A. Furthermore, the protrusions preferably may have a ridge 203, which may extend along the whole angled side of the cone. Ridge 203 is operable to create a groove or channel in the molded part, which may provide release of gas in the solder ball attachment process, or help in the solder paste reflow process.
  • [0036]
    The height 202 b of the protrusion is selected to be suitable to approach the substrate pad metal (103 in FIGS. 1A and 1B) in the closed mold. Preferably, the protrusion should approach the pad metal surface in the closed mold to a distance between 0 and about 100 μm. More preferably, height 202 b of the protrusion is sufficient to touch the pad metal surface in the closed mold.
  • [0037]
    The bottom portion 301 in FIGS. 3A and 310 in FIG. 3B of the mold has no protrusions; it is featureless and preferably flat. For some individual devices, it may be an advantage to recess a portion outlined by length 302 and depth 303 sufficient to accommodate the substrate of a discrete device, but for array processing, a featureless flat bottom mold portion is preferable.
  • [0038]
    In the next process step (see FIG. 4), the substrate 101 with the assembled chips 130 is loaded onto the bottom mold portion 310. The second substrate surface 101 b is rested on mold portion 310, and the first substrate surface 101 a with the contact pads 103 is positioned away from the bottom mold portion 310. Protrusions 202 of the top mold portion 210 are aligned with the respective contact pads 103 of substrate 101.
  • [0039]
    FIG. 5 shows the next process step of closing the mold by clamping the top portion 210 onto the bottom portion 310 so that the protrusions 202 are aligned with the contact pads 103, approaching or touching the pad surface. The top portion 210 resting on the flat bottom portion 310 forms the cavity of the mold for holding the semiconductor devices. Preferably, the protrusions touch the contact pads; however, material or alignment tolerances may cause a residual distance between 0 and about 100 μm between the protrusion and the pad. FIG. 5 also shows the respective ridge 203 for each protrusion 202.
  • [0040]
    In order to avoid any residual distance between protrusions and pads, causing a gap between protrusions and pads, and thus to avoid any bleeding of mold compound into the gap, an alternative method includes the step of placing a thin sheet 220 of compliant, inert polymer over the surface 201 a of the complete top mold portion (see FIG. 2A) The polymer is selected to tolerate significant pressure from the protrusions clamped against the pads. The sheet may have a chemical composition to be either dissolved into the molding compound and become part of the molded encapsulation, or, preferably, remain a coherent sheet which can be readily peeled off the top mold portion, after the mold is opened again.
  • [0041]
    Next, encapsulation material such as epoxy-based and filler-loaded molding compound is pressured into the cavity to fill the cavity; the runners for supplying the compound, and the gates needed for entering the cavity and controlling the compound flow, are not shown in FIG. 5. By this transfer molding step, encapsulations for the devices of the array are created.
  • [0042]
    After partially polymerizing the compound 601, the mold is opened and the substrate together with the encapsulated array of chips is removed from the mold; FIG. 6A illustrates the encapsulated array, and FIG. 6B shows an enlarged view of one unit. Subsequently, compound 601 is fully polymerized. For many device types, the thickness of the molded encapsulation is between 0.6 and 0.7 mm. FIGS. 6A and 6B show that the encapsulation has apertures 603 to the pad locations.
  • [0043]
    FIG. 6B indicates by dashed contour 602 any residual encapsulation that may form on the contact pads 103. These thin deposits (thickness 602 a between 0 and about 100 μm), if formed, have to be removed to expose the clean metal surface of pad 103. At least three methods are suitable to remove these unwanted encapsulation layers.
  • [0044]
    The first method employs drilling or vaporizing by laser light. A focused laser beam shines into the encapsulation aperture 603, removes the compound layer thereby forming particles 604 in a thermal process, and may deposit these particles on the otherwise smooth sidewalls 603 a; particles 604 attest to the thermal process used to clean up the pads. The second method employs a plasma clean-up process; the plasma leaves a roughened surface 605 on the aperture sidewalls 603 a. The third method employs a chemical etch process, which leaves a surface structure 606 recognizable by one skilled in the art. All three methods are material-sensitive and thus controllable to stop at the metal surface of the contact pads.
  • [0045]
    When the compliant inert film is employed, which can be peeled off after the molding process (see above), the pad metal surfaces remain clean throughout the molding process and consequently no clean-up step is necessary.
  • [0046]
    In an additional process step, reflow bodies such as solder balls 701 are attached to the attachment pads 112 (see FIGS. 1A and 1B) on the second substrate surface 101 b. This step is illustrated in FIG. 7, showing a magnified portion of the array (it should be noted that in the example of FIG. 7, wire bonding has been employed to assemble the chip on the first substrate surface 101 a).
  • [0047]
    In an optional process step, the mold apertures 703 may be filled with solder paste 704, which contacts the surface of pad metal 103. During the reflow step of the paste, grooves 705 may help to separate the flux-rich part form the solder-rich part.
  • [0048]
    FIGS. 8A, 8B, and 8C depict the singulation step. The dashed lines 801 (in the cross section of FIG. 8A), 802 and 803 (in the top view of FIG. 8B) indicate saw lines of saws, which cut through the mold compound 601 and the substrate 101 to singulate discrete units from the sheet-like substrate of the array. Due to the sawing process step, the individual units have recognizable saw marks on their sides.
  • [0049]
    A discrete unit is illustrated in FIG. 8C in an X-ray view, which emphasizes the apertures 703 to the contact pads, but omits the encapsulated assembled chip for clarity reasons (not to scale). In addition, the gas release channels 810 have been omitted for all apertures except for one row of apertures.
  • [0050]
    The gas release channels help to prevent the trapping of air and gas, when another device 902 with solder bodies 910 is attached to the first device 901 and the apertures are filled with solder to contact the exposed surfaces of the contact pads 103. FIG. 9 illustrates a resulting package-on-package semiconductor assembly.
  • [0051]
    Another embodiment of the invention is an apparatus for the fabrication of a semiconductor device; the apparatus is illustrated in FIGS. 2B and 3B. A mold has top (201 in FIG. 2A, 210 in FIG. 2B) and bottom (301 in FIG. 3A, 310 in FIG. 3B) portions; the top portion has a cavity with protrusions for holding semiconductor devices, the bottom portion is without corresponding protrusions and preferably featureless. Preferably, the device includes a semiconductor chip attached to a sheet-like insulating substrate with contact pads in pad locations. When the mold is operated, it is closed by clamping the top portion onto the bottom portion, whereby a cavity is formed.
  • [0052]
    The top portion includes protrusions (202 in FIG. 2A) at locations matching the pad locations. Preferably, the protrusions are made of the same material (for instance, steel) as the top portion of the mold. The protrusions are preferably shaped as truncated cones of a height suitable to approach the pad metal surface in the closed mold; a practical distance from the cone to the pad surface is between 0 and about 100 μm. More preferably, the height is suitable to touch the pads metal surface in the closed mold. The angle 202 a of the cones is preferably between 10 and 30 degrees from vertical. In addition, it is advantageous to add a ridge to the protrusions (203 in FIG. 2A), which are configured to create, in the molded encapsulation, a gas release channel in the aperture of the contact pads. The release channel provides an escape for air and other gases in the solder attachment process, when the aperture is being filled with solder.
  • [0053]
    The bottom portion of the mold is preferably featureless, in particular in molds for encapsulating whole arrays as shown in FIG. 3B. The bottom part provides support for placing the device substrate in the mold. On the other hand, it may be advantageous for molding discrete devices to have a recess (302 in FIG. 3A) of a certain depth in the bottom part for tightly positioning the device substrate. No molding compound reaches the bottom of the cavity or the bottom surface of the substrate.
  • [0054]
    Another embodiment of the invention is a semiconductor device, singulated by sawing from an array-molded substrate, and designed to become part of a semiconductor package-on-package device. An example of the embodiment is illustrated in FIG. 8C; a magnified cross section before singulation is depicted in FIG. 7. A sheet-like insulating substrate 101 has obtained its perimeter 820, preferably by sawing, which leaves recognizable saw marks. The substrate has a first surface 101 a with a chip assembly site and contact pads 103 in pad locations and with a metal surface. The substrate further has a second surface 101 b with attachment sites for solder bodies 701.
  • [0055]
    A semiconductor chip is attached to the assembly site (not shown in FIG. 8C); the attachment and assembly may be performed by wire bonding, as depicted in the example of FIG. 7, or by flip-chip technology, shown in FIG. 6B.
  • [0056]
    The embodiment has an encapsulated region, only on the top of the substrate and defined by the substrate perimeter 820. Consequently, the encapsulation material covers the whole top substrate area of the device, including the chip. The encapsulation forms contact apertures 703 at the pad locations for permitting external communication with the pad metal surfaces 103; preferably, the apertures have the shape of cones. The surfaces of the aperture sidewalls include compound structures, which have been modified from the otherwise smooth surface by the process employed to clean up the pad metal surfaces and thus bear witness of the selected process.
  • [0057]
    As an example, when the compound structures on the sidewalls include thermally modified compound particles, such as rounded particles, they indicate that a laser technique has been used to remove an incidental compound layer from the pad surface and thus expose the pad metal.
  • [0058]
    Alternatively, when the aperture sidewalls have a roughened surface, they indicate that a plasma clean-up process has been used to expose the pad metal.
  • [0059]
    In another situation, the aperture sidewalls may have surface structures recognizable by one skilled in the art as residues of a chemical etch process used to expose the pad metal.
  • [0060]
    In one row of apertures, FIG. 8C depicts elongated grooves in the contact apertures operable as gas release channels. While allowing trapped gas to escape in the process of reflowing a solder ball in the aperture, these grooves may end up being filled with solder. The support function is especially beneficial during the process step of attaching another semiconductor device 902 with solder bodies 910 to the first substrate surface of the first device 901 in order to produce a package-on-package semiconductor product as shown in FIG. 9. In this attachment process, the pad surfaces 103 are contacted by the solder bodies 910 of the second device 902, creating the package-on-package assembly. FIG. 9 stresses the preferred combination of devices, wherein not only the molding compound 920 of first device 901 extends to the substrate perimeter 901 a, but also the molding compound 930 of second device 902 extends to the substrate perimeter 902 a. This combination minimizes the risk of device warpage in the assembly process.
  • [0061]
    While this invention has been described in reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. As an example, the invention applies to products using any type of semiconductor chip, discrete or integrated circuit, and the material of the semiconductor chip may comprise silicon, silicon germanium, gallium arsenide, or any other semiconductor or compound material used in integrated circuit manufacturing.
  • [0062]
    As another example, the metal protrusions of the top mold portion may be shaped as cylinders, cubes, rhomboids, or any other 3-dimensional configuration. It is therefore intended that the appended claims encompass any such modifications or embodiment.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US5732465 *Jul 14, 1995Mar 31, 1998Shinko Electric Industries Co., Ltd.Method of manufacturing one side resin sealing type semiconductor devices
US6121689 *Jul 21, 1998Sep 19, 2000Miguel Albert CapoteSemiconductor flip-chip package and method for the fabrication thereof
US6250606 *Mar 23, 2000Jun 26, 2001Sharp Kabushiki KaishaSubstrate for semiconductor device, semiconductor device and manufacturing method thereof
US6338813 *Oct 15, 1999Jan 15, 2002Advanced Semiconductor Engineering, Inc.Molding method for BGA semiconductor chip package
US6420201 *Jan 3, 2001Jul 16, 2002Amkor Technology, Inc.Method for forming a bond wire pressure sensor die package
US6498055 *May 16, 2001Dec 24, 2002Kabushiki Kaisha ToshibaSemiconductor device, method of manufacturing semiconductor device, resin molding die, and semiconductor manufacturing system
US6534338 *Jun 29, 2001Mar 18, 2003Amkor Technology, Inc.Method for molding semiconductor package having a ceramic substrate
US6767767 *Jul 16, 2002Jul 27, 2004Renesas Technology Corp.Method of manufacturing a semiconductor device in which a block molding package utilizes air vents in a substrate
US7185426 *Mar 23, 2004Mar 6, 2007Amkor Technology, Inc.Method of manufacturing a semiconductor package
US20080036050 *Jul 23, 2007Feb 14, 2008Lin Paul TPackage with solder-filled via holes in molding layers
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7834437 *Jul 13, 2007Nov 16, 2010Hynix Semiconductor Inc.Semiconductor package with passive elements
US7944034 *Jun 22, 2007May 17, 2011Texas Instruments IncorporatedArray molded package-on-package having redistribution lines
US8058101Dec 23, 2005Nov 15, 2011Tessera, Inc.Microelectronic packages and methods therefor
US8093697Apr 29, 2010Jan 10, 2012Tessera, Inc.Microelectronic packages and methods therefor
US8378476 *Mar 25, 2010Feb 19, 2013Stats Chippac Ltd.Integrated circuit packaging system with stacking option and method of manufacture thereof
US8404520Feb 24, 2012Mar 26, 2013Invensas CorporationPackage-on-package assembly with wire bond vias
US8431437 *Apr 7, 2011Apr 30, 2013Chipmos Technologies IncPackaging method involving rearrangement of dice
US8482111Jul 19, 2010Jul 9, 2013Tessera, Inc.Stackable molded microelectronic packages
US8525314Nov 3, 2005Sep 3, 2013Tessera, Inc.Stacked packaging improvements
US8531020Nov 2, 2010Sep 10, 2013Tessera, Inc.Stacked packaging improvements
US8592992Dec 14, 2011Nov 26, 2013Stats Chippac, Ltd.Semiconductor device and method of forming vertical interconnect structure with conductive micro via array for 3-D Fo-WLCSP
US8623706Nov 14, 2011Jan 7, 2014Tessera, Inc.Microelectronic package with terminals on dielectric mass
US8637991Nov 14, 2011Jan 28, 2014Tessera, Inc.Microelectronic package with terminals on dielectric mass
US8659164Oct 10, 2012Feb 25, 2014Tessera, Inc.Microelectronic package with terminals on dielectric mass
US8728865Jan 25, 2011May 20, 2014Tessera, Inc.Microelectronic packages and methods therefor
US8753926Sep 14, 2010Jun 17, 2014Qualcomm IncorporatedElectronic packaging with a variable thickness mold cap
US8796846Oct 2, 2009Aug 5, 2014Stats Chippac, Ltd.Semiconductor device with a vertical interconnect structure for 3-D FO-WLCSP
US8835228May 22, 2012Sep 16, 2014Invensas CorporationSubstrate-less stackable package with wire-bond interconnect
US8836136Feb 24, 2012Sep 16, 2014Invensas CorporationPackage-on-package assembly with wire bond vias
US8853849 *Mar 6, 2013Oct 7, 2014Infineon Technologies Austria AgPackage arrangement and a method of manufacturing a package arrangement
US8872318Aug 24, 2011Oct 28, 2014Tessera, Inc.Through interposer wire bond using low CTE interposer with coarse slot apertures
US8878353Dec 20, 2012Nov 4, 2014Invensas CorporationStructure for microelectronic packaging with bond elements to encapsulation surface
US8883563Mar 31, 2014Nov 11, 2014Invensas CorporationFabrication of microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation
US8907466Jun 25, 2013Dec 9, 2014Tessera, Inc.Stackable molded microelectronic packages
US8927337Aug 27, 2013Jan 6, 2015Tessera, Inc.Stacked packaging improvements
US8957527Feb 10, 2014Feb 17, 2015Tessera, Inc.Microelectronic package with terminals on dielectric mass
US8975738Nov 12, 2012Mar 10, 2015Invensas CorporationStructure for microelectronic packaging with terminals on dielectric mass
US8994185Oct 1, 2013Mar 31, 2015Stats Chippac, Ltd.Semiconductor device and method of forming vertical interconnect structure with conductive micro via array for 3-D Fo-WLCSP
US9023691Jul 15, 2013May 5, 2015Invensas CorporationMicroelectronic assemblies with stack terminals coupled by connectors extending through encapsulation
US9034696Jul 15, 2013May 19, 2015Invensas CorporationMicroelectronic assemblies having reinforcing collars on connectors extending through encapsulation
US9041227Mar 12, 2013May 26, 2015Invensas CorporationPackage-on-package assembly with wire bond vias
US9064936Mar 15, 2013Jun 23, 2015Stats Chippac, Ltd.Semiconductor device and method of forming a vertical interconnect structure for 3-D FO-WLCSP
US9076664Oct 7, 2011Jul 7, 2015Freescale Semiconductor, Inc.Stacked semiconductor die with continuous conductive vias
US9082753Jun 6, 2014Jul 14, 2015Invensas CorporationSevering bond wire by kinking and twisting
US9082757 *Oct 31, 2013Jul 14, 2015Freescale Semiconductor, Inc.Stacked semiconductor devices
US9082806Jul 26, 2011Jul 14, 2015Stats Chippac, Ltd.Semiconductor device and method of forming a vertical interconnect structure for 3-D FO-WLCSP
US9087815Nov 12, 2013Jul 21, 2015Invensas CorporationOff substrate kinking of bond wire
US9093435Mar 11, 2013Jul 28, 2015Tessera, Inc.Package-on-package assembly with wire bonds to encapsulation surface
US9095074Oct 17, 2014Jul 28, 2015Invensas CorporationStructure for microelectronic packaging with bond elements to encapsulation surface
US9105483Feb 24, 2012Aug 11, 2015Invensas CorporationPackage-on-package assembly with wire bond vias
US9123664Dec 3, 2014Sep 1, 2015Tessera, Inc.Stackable molded microelectronic packages
US9153562Dec 18, 2014Oct 6, 2015Tessera, Inc.Stacked packaging improvements
US9159708Jul 19, 2010Oct 13, 2015Tessera, Inc.Stackable molded microelectronic packages with area array unit connectors
US9214454Mar 31, 2014Dec 15, 2015Invensas CorporationBatch process fabrication of package-on-package microelectronic assemblies
US9218988Apr 1, 2014Dec 22, 2015Tessera, Inc.Microelectronic packages and methods therefor
US9224717Dec 9, 2014Dec 29, 2015Tessera, Inc.Package-on-package assembly with wire bonds to encapsulation surface
US9252122Aug 14, 2013Feb 2, 2016Invensas CorporationPackage-on-package assembly with wire bond vias
US9269887 *Feb 11, 2015Feb 23, 2016Triquint Semiconductor, Inc.Ultrathin flip-chip packaging techniques and configurations
US9293401Feb 21, 2013Mar 22, 2016Stats Chippac, Ltd.Semiconductor device and method for forming a low profile embedded wafer level ball grid array molded laser package (EWLP-MLP)
US9324681Sep 26, 2014Apr 26, 2016Tessera, Inc.Pin attachment
US9349706Feb 14, 2013May 24, 2016Invensas CorporationMethod for package-on-package assembly with wire bonds to encapsulation surface
US9356006Nov 30, 2015May 31, 2016Invensas CorporationBatch process fabrication of package-on-package microelectronic assemblies
US9391008Jul 31, 2012Jul 12, 2016Invensas CorporationReconstituted wafer-level package DRAM
US9401331May 1, 2014Jul 26, 2016STATS ChipPAC Pte. Ltd.Semiconductor device and method of forming a vertical interconnect structure for 3-D FO-WLCSP
US9412714May 30, 2014Aug 9, 2016Invensas CorporationWire bond support structure and microelectronic package including wire bonds therefrom
US9502390Mar 12, 2013Nov 22, 2016Invensas CorporationBVA interposer
US9553076Oct 8, 2015Jan 24, 2017Tessera, Inc.Stackable molded microelectronic packages with area array unit connectors
US9570382Aug 25, 2015Feb 14, 2017Tessera, Inc.Stackable molded microelectronic packages
US9570416Sep 30, 2015Feb 14, 2017Tessera, Inc.Stacked packaging improvements
US9583411Jan 17, 2014Feb 28, 2017Invensas CorporationFine pitch BVA using reconstituted wafer with area array accessible for testing
US9601454Sep 10, 2015Mar 21, 2017Invensas CorporationMethod of forming a component having wire bonds and a stiffening layer
US9615456Jul 27, 2015Apr 4, 2017Invensas CorporationMicroelectronic assembly for microelectronic packaging with bond elements to encapsulation surface
US9633979Jan 14, 2016Apr 25, 2017Invensas CorporationMicroelectronic assemblies having stack terminals coupled by connectors extending through encapsulation
US9646917May 29, 2014May 9, 2017Invensas CorporationLow CTE component with wire bond interconnects
US9659848Mar 31, 2016May 23, 2017Invensas CorporationStiffened wires for offset BVA
US9685365Aug 8, 2013Jun 20, 2017Invensas CorporationMethod of forming a wire bond having a free end
US9691679May 19, 2016Jun 27, 2017Invensas CorporationMethod for package-on-package assembly with wire bonds to encapsulation surface
US9691731Dec 22, 2015Jun 27, 2017Tessera, Inc.Package-on-package assembly with wire bonds to encapsulation surface
US9728527Oct 28, 2015Aug 8, 2017Invensas CorporationMultiple bond via arrays of different wire heights on a same substrate
US9735084Dec 11, 2014Aug 15, 2017Invensas CorporationBond via array for thermal conductivity
US9761554Jul 10, 2015Sep 12, 2017Invensas CorporationBall bonding metal wire bond wires to metal pads
US9761558May 21, 2015Sep 12, 2017Invensas CorporationPackage-on-package assembly with wire bond vias
US9768155Jun 19, 2015Sep 19, 2017STATS ChipPAC Pte. Ltd.Semiconductor device and method of forming a vertical interconnect structure for 3-D FO-WLCSP
US9812402Nov 7, 2016Nov 7, 2017Invensas CorporationWire bond wires for interference shielding
US9812433May 12, 2016Nov 7, 2017Invensas CorporationBatch process fabrication of package-on-package microelectronic assemblies
US20070148822 *Dec 23, 2005Jun 28, 2007Tessera, Inc.Microelectronic packages and methods therefor
US20080308918 *Jul 13, 2007Dec 18, 2008Seung Taek YangSemiconductor package with passive elements
US20080315385 *Jun 22, 2007Dec 25, 2008Texas Instruments IncorporatedArray molded package-on-package having redistribution lines
US20100148360 *Oct 2, 2009Jun 17, 2010Stats Chippac, Ltd.Semiconductor Device and Method of Forming a Vertical Interconnect Structure for 3-D FO-WLCSP
US20100232129 *Apr 29, 2010Sep 16, 2010Tessera, Inc.Microelectronic packages and methods therefor
US20110183466 *Apr 7, 2011Jul 28, 2011Yu-Ren ChenPackaging method involving rearrangement of dice
US20110233747 *Mar 25, 2010Sep 29, 2011Seongmin LeeIntegrated circuit packaging system with stacking option and method of manufacture thereof
US20120231582 *May 22, 2012Sep 13, 2012Infineon Technologies AgDevice including a semiconductor chip
US20150115463 *Oct 31, 2013Apr 30, 2015Perry H. PelleyStacked semiconductor devices
Legal Events
DateCodeEventDescription
Jul 2, 2007ASAssignment
Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GERBER, MARK A.;WALTER, DAVID N.;REEL/FRAME:019504/0746
Effective date: 20070522