US 20080285248 A1
A high-speed router backplane is disclosed. The router backplane uses differential signal pairs on multiple signal layers, each sandwiched between a pair of digital ground layers. To reduce routing complexity, at least some of the differential signal pairs route through a via pair, somewhere along their path, to a different signal layer. Specific via designs reduce differential signal distortion due to the via pair, allowing the backplane to operate reliably at differential signal rates in excess of 3 Gigabits per second. In particular, each via passes through nonfunctional conductive pads on selected digital ground plane layers, the pads separated from the remainder of its ground plane layer by a clearance, thereby modifying the impedance of the via and reducing reflections from the stubs created by the via.
1. An electrical router backplane comprising:
a first plurality of card slots, each capable of mating with the backplane electrical connector sets of a packet input/output card to couple electrical signals from that packet input/output card to a corresponding set of signaling thru-holes in the backplane;
a second plurality of card slots comprising at least three card slots, each capable of mating with the backplane electrical connector sets of a switch fabric card to couple electrical signals from that switch fabric card to a corresponding set of signaling thru-holes in the backplane; and
multiple embedded high-speed signaling layers, each sandwiched between corresponding upper and lower dielectric material layers separating that signaling layer respectively from upper and lower ground planes, each high-speed signaling layer comprising differential trace pairs connected to the signaling thru-holes, at least some trace pairs forming point-to-point connections between a pair of the signaling thru-holes and a pair of layer-swapping vias that swap the differential pair to another high-speed signaling layer, such that, collectively, the high-speed signaling layers contain at least two differential trace paths to connect each first card slot with each second card slot;
wherein each layer-swapping via passes through nonfunctional conductive pads on selected ground planes, each nonfunctional pad isolated from the remainder of its corresponding ground plane layer by a clearance.
2. The backplane of
3. The backplane of
4. The backplane of
5. The backplane of
6. The backplane of
7. The router backplane of
8. The router backplane of
9. The router backplane of
10. A method of routing a differential signal path on a backplane, the method comprising:
connecting one end of the signal path to a first differential pair located on one of a plurality of high-speed signal layers, each such high-speed signal layer interposed between adjacent ground plane layers;
routing the signal path along the first differential pair to a pair of conductive vias, each conductive via passing through nonfunctional conductive pads on selected ones of the ground plane layers, each nonfunctional pad isolated from the remainder of its corresponding ground plane layer by a clearance;
routing the signal path through the conductive vias to a second differential pair located on a different one of the high-speed signal layers; and
connecting the other end of the signal path from the second differential pair.
11. The method of
12. The method of
13. The method of
14. A method of routing backplane signals to a switching fabric card connector on a backplane, wherein the switching fabric card connector accepts a switching fabric card having a block of adjacent signal connectors for N switching fabric signal channels, the method comprising:
when the backplane utilizes M switching fabric signal channels, M<N, selecting M switching fabric signal channels from the N available channels such that the switching fabric signal connections to the card connector are substantially distributed along the card connector, leaving some intermediate switching fabric signal connectors unconnected; and
routing at least some signaling traces through the card connector near the intermediate switching fabric signal connectors that remain unconnected.
15. The method of
16. An electrical router backplane comprising:
a first plurality of card slots, each capable of mating with the backplane electrical connector sets of a packet input/output card to couple electrical signals from that packet input/output card to a corresponding set of signaling thru-holes in the backplane;
a second plurality of card slots comprising at least three card slots, each capable of mating with the backplane electrical connector sets of a switch fabric card to couple electrical signals from that switch fabric card to a corresponding set of signaling thru-holes in the backplane, each switch fabric card slot capable of connecting to a switch fabric card capable of supporting signaling for N switch fabric-to-packet input/output card channels; and
multiple embedded signaling layers, each comprising differential trace pairs connected to a subset of the signaling thru-holes, the differential trace pairs supporting M switch fabric-to-packet input/output card channels, M<N, that connect signaling thru-holes at the packet input/output card slots to signaling thru-holes at the switch fabric card slots;
wherein the differential trace pairs supporting the M switching fabric signal channels use a selection of the N available switch fabric channels that substantially distributes the differential trace connections along each switch fabric card slot, leaving some intermediate switching fabric card slot thru-holes unconnected.
17. The backplane of
18. The backplane of
This application claims priority to and is a divisional of co-owned, co-pending U.S. patent application Ser. No. 10/454,735, filed Jun. 3, 2003, which is incorporated herein by reference in their entirety.
1. Field of the Invention
This invention relates generally to backplanes, and more specifically to backplane wiring systems for highly interconnected, high-speed modular digital communications systems such as routers and switches.
2. Description of Related Art
A backplane generally comprises a printed circuit board having a number of card connection slots or bays. Each slot or bay comprises, e.g., one or more modular signal connectors or card edge connectors, mounted on the backplane. A removable circuit board or “card” can be plugged into the connector(s) of each slot. Each removable circuit board contains drivers and receivers necessary for communication of signals across the backplane with corresponding drivers and receivers on other removable circuit boards.
One or more layers of conductive traces are formed on and/or in the backplane. The traces connect to individual signal connection points at the various slots to form data lines and control lines.
In U.S. patent application Ser. No. 10/068,622 (the '622 application), entitled “Passive Transmission Line Equalization Using Circuit Board Through-Holes”, filed Feb. 5, 2002, and incorporated herein by reference, the inventor of the present application describes a high-speed router backplane design. This design is applicable to extremely high signaling speeds (it has been tested up to 10 Gbps (Gigabit-per-second) signaling rates), large panel sizes, and high overall throughputs. Many of the features of the embodiments described herein have been incorporated from this prior disclosure.
The preferred embodiments described in the '622 application incorporate a number of unconventional design features, such as a high layer count (and large overall thickness), thick power planes, and an exotic dielectric material. While these backplanes are capable of throughputs measurable in Terabits/second and high-wattage, low-noise power distribution, the features used to obtain this extreme performance tend to drive up cost.
In some applications, the router described in the prior application uses only a fraction of the available backplane card slots and massive bandwidth. It has now been recognized that a need exists for a smaller, simpler, and more economic backplane that retains most of the desirable qualities of the full-feature backplane. Consequently, some of the embodiments described herein seek to support the same line, switch fabric, and RPM card types as described for the full-feature backplane, but in a backplane (and router) form factor with significantly decreased complexity.
In one embodiment, the maximum number of line cards supported has been reduced from fourteen to seven, and the maximum signaling speed has been reduced to 3.125 Gbps. This allows for a different layout with shorter longest-trace lengths, smaller differential pairs, thinner power planes, and a much thinner board with significantly fewer signal layers (four vs. fourteen layers for the larger board). It has also been discovered that, at least for 3.125 Gbps operation, this embodiment can be fabricated entirely using FR4 insulating material instead of more exotic materials such as N6000.
Even with the reduction in trace count due to supporting half as many line cards, this embodiment would be considerably thicker were it not for one other significant difference from the prior design—it incorporates layer-swapping vias. It has been found that the additional signal degradation created by passing signals thru vias can be largely compensated for by the use of nonfunctional pads to alter the impedance of the vias.
The invention may be best understood by reading the disclosure with reference to the drawing, wherein:
Several terms have been assigned particular meanings within the context of this disclosure. As used herein, high speed signaling refers to signaling on a differential signal pair at a data rate greater than about 2.5 Gbps. A high-speed signaling layer or high-speed differential trace plane contains high-speed differential signal trace pairs, but may also contain lower speed and/or single-ended traces. A core dielectric layer is one that is cured and plated prior to assembly of a circuit board. A b-stage dielectric layer is one that is cured during assembly of cores into the circuit board. Differential signaling (or balanced signaling) is a mode of signal transmission, using two conductors, in which each conductor carries a signal of equal magnitude, but opposite polarity. Single-ended signaling (or unbalanced signaling) is a mode of signal transmission where one conductor carries a signal with respect to a common ground. The impedance of a differential trace is more differential than single-ended if the impedance between that trace and its differentially paired trace is less than the impedance between that trace and ground.
An appreciation for the present invention can be gained by first understanding the backplane, router, and backplane fabrication embodiments as disclosed in the '622 application. The router embodiments disclosed in the '622 application, like those disclosed in the present application, use an overall router architecture as illustrated in
Switching fabric 70 switches each routed data packet from that packet's ingress port/line card to that packet's egress port/line card. Switching fabric 70 connects to each line card through two full duplex switching fabric port connections (see, e.g., port connections 44, 46 to line card 40). Switching fabric 70 can be reconfigured rapidly on an epoch-by-epoch basis (an epoch is a defined time slice). For instance, at one epoch, fabric 70 may be switching packets from ingress port 44 to egress port 54 and from ingress port 46 to egress port 66, and at the next epoch, fabric 70 could be switching packets from ingress port 44 to egress port 64. At any given epoch, ingress ports and egress ports are paired to utilize as many switching ports as possible without unduly delaying a particular set of packets.
In the backplane layout of
Route processing module (RPM) 80 resides on an RPM card. RPM 80 has several duties. RPM 80 is responsible for overall system operation, i.e., recognizing and booting new line cards, identifying faulty line cards, packet route discovery, and sharing routing table information with the line cards. RPM 80 also provides a user interface (not shown) to allow a system operator to configure the system and view system parameters. For each of these functions, RPM 80 generally communicates with the line cards over control bus 90. As compared to the switching fabric ports, the control bus can be a relatively low-speed channel. Another duty of RPM 80 is scheduling switching fabric 70. In a preferred implementation, RPM 80 reconfigures switching fabric 70 every epoch. RPM 80 uses scheduling bus 92 to communicate to switching fabric 70—as well as to line cards 30, 40, 50, 60—the switching fabric configuration for the upcoming epochs. RPM 80 attempts to schedule as many fabric ports as possible during each epoch, and to ensure that data is handled promptly and fairly. As compared to the switching fabric ports, the scheduling bus can be a relatively low-speed channel. RPM 80 also maintains its own switching fabric port connection 82, allowing it to receive and transmit packets external to the router using any of the line card physical ports. In the backplane design of
Cards 30, 50, and 70 a are shown connected to a backplane 100 using board connectors and sockets, of which the numbered connectors 35, 55, 75 and numbered sockets 37, 57, 77 are typical. The board connectors are press-fit onto their respective cards, and the matching sockets are press-fit onto the backplane. A card then can be connected to the backplane by mating the connectors with the sockets at a desired card slot. Other connectors (such as connector 39) located at each slot perform functions such as supplying power to a card. The number of integrated circuits and division of circuitry functions on a card can be varied in many ways. In
A bottom panel region of backplane 100 contains connector regions or slots for nine cards. Each of these slots in configured to accept a switch fabric card (slots SF0 to SF8). Each slot has two lower connector regions (e.g., regions JSF8U0 and JSF8U1 for slot LC8) used to distribute power and ground signals to a switch fabric card. Above these, each switch fabric card slot has three high-speed connector regions (e.g., regions JSF8A, JSF8B, and JSF8C for slot SF8).
The bottom panel region also contains connector regions for connecting power and ground to the backplane. Two 48-volt power distribution layers are embedded in backplane 100, an “A” power distribution layer and a “B” power distribution layer. At the lower left of backplane 100, two large multi-thru-hole regions 48VA and 48VA RTN allow for connection of “A” power supply and return leads to one power supply, and a third large region CGND allows for connection of a common ground. Similar connections for a “B” power distribution layer to a second power supply exist at the lower right of backplane 100.
With reference now to
The arrangement of the conductive layers also enhances signaling speed and helps control EMI (electromagnetic interference). Each high-speed layer (with its differential signaling traces) is formed approximately equally spaced from and between two digital ground planes, e.g., high-speed layer HS1 is formed on layer L03, between ground planes at L02 and L04. Similarly, low-speed signaling layers L13 and L14 are isolated from the remaining stack by two digital grounds (L12 and L15), low-speed signaling layers L21 and L22 are isolated by two digital grounds (L20 and L23), and the four power distribution layers L15 to L19 are isolated from the remaining stack by two digital grounds (L15 and L20) at the center of the material stack. Further, the two power supply planes are placed between the two power return planes to provide yet one more layer of isolation. The result is a material stack that provides clean power distribution and good isolation for the high-speed signals.
One additional observation is that in order to provide these capabilities, the complete material stack is relatively thick compared to prior art boards, i.e., approximately 300 mils including 34 conductive layers.
In the '622 application, several approaches are given for fabricating a backplane with such a high layer count and thick four-ounce copper embedded power planes. One approach uses FR4 dielectric sheets for the low-speed and DC layers (between digital ground layer L12 and digital ground layer L23) and a high-speed dielectric such as N6000 for the outer layers. Another approach uses, e.g., N6000 for all dielectric layers, but creates two sub-assemblies, comprising layers L16 and L17 and layers L18 and L19 with surrounding glass sheets. The two sub-assemblies are then integrated with the remaining layers during a final curing step.
Nine switch fabric slots, SF0 through SF8, are arranged in three rows and three columns near the center of backplane 200. Although other arrangements are possible, this arrangement is attractive for several reasons. First, it reduces longest differential pair trace lengths over the design used in backplane 100. Second, it allows a reduction in the number of differential pairs that must be routed through the connector blocks of the switch fabric cards, since in general those line cards that connect to the left side of the switch fabric card connector regions are positioned to the left of all switch fabric cards, and vice versa for the line cards that connect to the right side of the switch fabric card connector regions. Third, since in this embodiment the switch fabric cards are roughly one-third the height of the line cards, this arrangement efficiently utilizes the full height required for the line cards. Finally, the stacked arrangement allows for efficient cooling airflow to all switch fabric cards.
Four line card slots are positioned to the left of the switch fabric slots on backplane 200, and three line card slots are positioned to the right of the switch fabric slots. It is noted that the line card slots are not numbered consecutively, but according to the switch fabric port that serves those cards. Since the switch fabric card slots are pin-compatible with the card slots of
Two RPM card slots, RPM0 and RPM1, are positioned to the right of line card slots LC7, LC9, and LC12. These slots are kept adjacent and to one side since the RPMs communicate with each other and with the other cards at lower rates, but only use one pair of high-speed ports each.
Four power connectors PS0 to PS3 are arranged along the far right edge of backplane 200. Two power connectors connect an A power supply to two A power planes, and the other two power connectors connect a B power supply to two B power planes. This arrangement allows router power supplies to be mounted immediately to the right of the backplane, with short connections to the backplane in relative isolation from the EMI generated by the high-speed circuitry. The power connectors are placed on backplane 200 in an area largely devoid of signal traces and isolated from the high-speed cards, further improving noise isolation for the power distribution system.
Finally, a fan tray connector FT is arranged near the top of backplane 200 to provide power and control signals to cooling fans for the router. Like backplane 100, backplane 200 can employ a slot (not shown) on the power planes to help isolate electrical noise generated by the fan trays from the remainder of the power distribution paths. The location of connector FT—far away from other power connectors—further improves isolation of the cooling fan system and electronic system components.
Backplane 200 supports the same number of switch fabric and RPM cards, and half as many line cards as backplane 100, using 70% less signaling layers. To achieve this, layer-swapping vias and a smaller differential pair configuration are used.
In backplane 100, no layer-swapping vias were used. In backplane 200, layer-swapping vias are used to reduce the number of layers required to fabricate the backplane. Even at 3.125 Gbps, however, a via can significantly distort the eye pattern transmitted by a differential pair. Thus in the present invention, vias are designed so as to reduce reflections along the signal path, as compared to standard vias, as a high-speed signal passes through them.
Nonfunctional conductive pads 222, 224, 226, 228 are each separated from their respective ground plane layers by a clearance—in this embodiment, a 10-mil clearance is selected. The nonfunctional pad diameter, clearance, and selection of which layers will include nonfunctional pads all affect the impedance characteristics of the thru-hole. The minimum pad diameter, however, may be constrained by drill accuracy. In this example, pads 222, 224, 226, and 228 have a pad diameter of 40 mils. Note that the ground planes without non-conductive pads (L06 and L11) are setback from thru-hole 220 the same distance as the other ground planes (a 60-mil opening, with roughly a 17-mil clearance), such that their capacitive coupling to thru-hole 220 is substantially less than ground planes L02, L04, L13, and L15.
Cross-section 210 shows two exemplary signal traces, trace 240 on signal layer HS1 and trace 250 on signal layer HS3. Trace 240 connects to thru-hole 220. Trace 250 connects to another thru-hole (not shown).
Trace 240 and trace 250 transfer a signal from thru-hole 220 to the off-figure thru-hole because they are joined by via 230. In the '622 application, vias were avoided due to the substantial signal degradation they caused. But in the present application, with a much thinner material stack, it has been found that a small-diameter via with nonfunctional pads on selected ground planes can transfer a signal from one high-speed signal layer to another with little degradation.
Via 230 has a finished drill diameter of approximately 13.5 mils, and is drilled through four nonfunctional pads 232, 234, 236, and 238. The nonfunctional pads are located respectively on ground plane layers L02, L04, L13, and L15. Although these are the same layers containing nonfunctional pads in thru-hole 220, there is no requirement that the pad layers match up between thru-hole and via, or even that the thru-hole have nonfunctional pads at all. The beneficial effects of nonfunctional pads in vias can be enjoyed regardless of thru-hole configuration.
Nonfunctional pads 232, 234, 236, and 238 have a 26-mil diameter, such that each pad protrudes from its via a shorter distance (approximately five mils) than, e.g., pad 222 protrudes from its thru-hole (approximately seven mils). Generally, the smaller the hole diameter, the smaller the impedance effects that require compensation. The clearance from each nonfunctional pad to the adjacent ground plane is approximately 10 mils in this example. Note that the power layers (L07, L08, L09, and L10) are set back from both thru-hole 220 and via 230 significantly further than the digital ground planes and signal traces (e.g., trace 242). This is preferable as it decreases EMI between each power plane and the vias and thru-holes. In this embodiment, 135-mil clearances are used between power planes and vias, and 150-mil clearances are used between power planes and thru-holes. More generally, a power-plane clearance at least three times the digital ground plane clearance can be used.
High-speed signaling across backplane 200 preferably utilizes differential trace pairs. One aspect of the present invention therefore involves the routing layout of differential trace pairs within the high-speed signaling layers and thru vias such as via 230.
With the approximately 7-mil spacing between each signaling trace and its adjacent digital ground planes, certain trace pitches are preferable as they allow a desired relationship (approximately equal, or marginally more differential than single-ended) between single-ended and differential trace impedance. For instance, one preferred geometry (shown in
This section is instructional as it illustrates several arrangements used to run differential pairs into and out of a pair of differential vias. A 14-mil trace spacing cannot be maintained at the vias, as the signal pads and nonfunctional pads each have a 26-mil diameter. Accordingly, a somewhat larger spacing must exist at the vias. As shown for vias 302 and 304, the via pair is separated such that their individual clearances 314 and 316 just meet, i.e., a 46-mil center-to-center via spacing in this example.
Several differential pair via approach paths are shown as well. Differential pair 310, 312 approaches vias 302, 304 such that trace 310 runs substantially straight in to via 302. Trace 312 parallels trace 310 to a point at which it must veer off at a 45-degree angle to run substantially straight in to via 304. Differential pair 340, 342 illustrates a rotated via pair arrangement that allows both traces to run straight in to their respective vias. And differential pair 350, 352 illustrates yet another arrangement wherein the centerline of the pair runs substantially straight at the midpoint between two vias, with each trace turning 45 degrees towards its respective via, at an appropriate point, to run into that via.
Referring back to
The core is plated with one-ounce copper on both sides. The copper on one side is patterned using an etch-compensated process to produce one of the desired layers of high-speed differential pairs; the copper on the other side is patterned using a similar process to produce the adjacent digital ground plane. In one preferred embodiment, four differently patterned copper-plated cores form the four signal layers that will be assembled in the finished product. After patterning, the patterned cores are processed through an oxide treatment process that roughens the outer surfaces of the copper plating, as well as cleans them, to enhance copper-to-b-stage adhesion during the lamination cycles. Preferably, the parameters of this process are controlled to produce a copper surface roughness similar to that found at the plating-to-core-dielectric boundary. It is believed that adjusting the top-surface and bottom-surface trace roughness to be approximately equal prevents additional mode group separation, as the current traveling along the top and bottom of the traces will incur similar delays due to surface roughness.
The three power cores are prepared in similar fashion. The primary difference is that each power core is plated with two-ounce copper on both sides. For two of the cores, a digital ground plane is patterned on one side and one of the power return planes is patterned on the opposite side. For the remaining core, the “A” power supply plane is patterned on one side and the “B” power supply plane is patterned on the opposite side.
The backplane panel is formed by stacking and aligning the copper-patterned cores from the different signal layers with cores for the power layers, in the order depicted in
Once the copper-patterned cores and the b-stage sheets are stacked and aligned, the material stack is placed in a booking press. The entire stack is booked under laminating conditions as recommended by the manufacturer.
After the material stack is cooled, the thru-holes and vias are drilled in the backplane, and the entire assembly is plated with one-ounce copper. The pads are then patterned, and a protective mask is added to complete the board. Connectors are then press-fit to the appropriate locations of the board to complete the backplane assembly.
Very little of the plated copper on each signaling layer is actually needed to form the signaling traces. On the other hand, each of these layers shares a core with a ground plane layer that uses a great deal of the copper originally plated on the core. Because of this disparity in copper coverage, it has been found that the patterned cores tend to curl, making them difficult to work with. Further, it has been found that during the booking process, the signaling traces tended to migrate slightly towards the edges of the board, resulting in misalignment in the final panel.
To combat these problems, the preferred embodiments use “thieving” in the signaling layer masks. In the present disclosure, thieving consists of a pattern of unconnected copper mesas in areas of the board that are trace-free and via-free. A thieving-free buffer area, generally about 200 mils wide, is maintained between thieved areas and signal traces. Thieving also helps in maintaining a consistent dielectric thickness across the board, which provides a benefit of better impedance uniformity.
One of ordinary skill in the art will recognize that the concepts taught herein can be tailored to a particular application in many other advantageous ways. Although a backplane embodiment has been disclosed, the concepts taught herein apply equally to other interconnection arrangements such as midplanes.
Although the specification may refer to “an”, “one”, “another”, or “some” embodiment(s) in several locations, this does not necessarily mean that each such reference is to the same embodiment(s), or that the feature only applies to a single embodiment.