US20090233416A1 - Flash memory devices comprising pillar patterns and methods of fabricating the same - Google Patents
Flash memory devices comprising pillar patterns and methods of fabricating the same Download PDFInfo
- Publication number
- US20090233416A1 US20090233416A1 US12/471,521 US47152109A US2009233416A1 US 20090233416 A1 US20090233416 A1 US 20090233416A1 US 47152109 A US47152109 A US 47152109A US 2009233416 A1 US2009233416 A1 US 2009233416A1
- Authority
- US
- United States
- Prior art keywords
- layer
- pillar
- control gate
- patterns
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000000034 method Methods 0.000 title claims abstract description 56
- 238000002955 isolation Methods 0.000 claims description 50
- 239000004065 semiconductor Substances 0.000 claims description 29
- 239000000758 substrate Substances 0.000 claims description 28
- 230000005641 tunneling Effects 0.000 claims description 18
- 239000000126 substance Substances 0.000 claims description 17
- 238000005530 etching Methods 0.000 claims description 12
- 238000004519 manufacturing process Methods 0.000 claims description 12
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 10
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 10
- 239000000463 material Substances 0.000 claims description 9
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 7
- 229920005591 polysilicon Polymers 0.000 claims description 7
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 6
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 6
- 238000001039 wet etching Methods 0.000 claims description 5
- 238000000059 patterning Methods 0.000 claims description 3
- 238000005498 polishing Methods 0.000 claims description 2
- 230000008878 coupling Effects 0.000 description 12
- 238000010168 coupling process Methods 0.000 description 12
- 238000005859 coupling reaction Methods 0.000 description 12
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 6
- 239000003990 capacitor Substances 0.000 description 6
- 239000012535 impurity Substances 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 238000001312 dry etching Methods 0.000 description 4
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 3
- 230000003071 parasitic effect Effects 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 2
- 230000005684 electric field Effects 0.000 description 2
- 229910000449 hafnium oxide Inorganic materials 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 1
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 229910052593 corundum Inorganic materials 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(iv) oxide Chemical compound O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 description 1
- 229960002050 hydrofluoric acid Drugs 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 1
- 229910001845 yogo sapphire Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823468—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate sidewall spacers, e.g. double spacers, particular spacer material or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42324—Gate electrodes for transistors with a floating gate
- H01L29/42336—Gate electrodes for transistors with a floating gate with one gate at least partly formed in a trench
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66825—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
Definitions
- the present invention relates to semiconductor memory devices and methods of fabricating the same, and more particularly, to flash memory devices and methods of fabricating the same.
- Nonvolatile memory devices Semiconductor memory devices that store data can be generally categorized as either volatile memory devices or nonvolatile memory devices.
- a volatile memory device will lose its stored data when no power is supplied to the device, whereas a nonvolatile memory device will retain its stored data when no power is supplied to the device.
- nonvolatile memory devices for example, flash memory devices, are widely employed in mobile telecommunication systems, memory cards, and so forth.
- a flash memory device comprises cell transistors for storing data, and a driving circuit for driving the cell transistors.
- the cell transistors are formed in a cell region of a semiconductor substrate while the driving circuit is formed in a peripheral circuit region of the semiconductor substrate.
- the driving circuit is formed in a peripheral circuit region of the semiconductor substrate.
- a flash memory device can be classified as a NOR flash memory device or a NAND flash memory device based on the structure of its cell array.
- the cell array structure of the NOR flash memory device allows random access to cell transistors.
- the cell array structure of the NAND flash memory device is defined by strings of cell transistors in the cell region of the device. Each string is composed of an even number of cell transistors arranged and connected in a line of an active region. For example, each string may be composed of thirty-two cell transistors.
- FIG. 1 is a cross-sectional view illustrating a conventional NAND flash memory device, where the plane of cross-section is perpendicular to the word line.
- an isolation layer 7 is formed in a predetermined region of a semiconductor substrate 1 .
- the isolation layer 7 defines (i.e., separates) first and second active regions 1 A and 1 B, which are parallel to each other.
- a control gate electrode 13 is formed to cross over the first and second active regions 1 A and 1 B. The control gate electrode 13 acts as a word line.
- Floating gates 10 A and 10 B are interposed between the control gate electrode 13 and the active regions 1 A and 1 B, respectively. That is, the first floating gate 10 A is interposed between the control gate electrode 13 and the first active region 1 A, and the second floating gate 10 B is interposed between the control gate electrode 13 and the second active region 1 B.
- the floating gates 10 A and 10 B are insulated from the control gate electrode 13 by an inter-gate dielectric layer 11 . Furthermore, the floating gates 10 A and 10 B are insulated from the active regions 1 A and 1 B by a tunnel dielectric layer 3 .
- the control gate electrode 13 has a control gate extension 13 A interposed between the floating gates 10 A and 10 B.
- Cell transistors CE 1 and CE 2 are formed at intersections of the control gate electrode 13 and the active regions 1 A and 1 B, respectively. That is, the first cell transistor CE 1 is formed at an intersection of the control gate electrode 13 and the first active region 1 A, and the second cell transistor CE 2 is formed at an intersection of the control gate electrode 13 and the second active region 1 B.
- a top surface of the isolation layer 7 is typically positioned higher than bottom surfaces of the floating gates 10 A and 10 B as shown in FIG. 1 .
- parasitic coupling capacitors which employ the isolation layer 7 as a dielectric layer, may be formed between the floating gates 10 A and 10 B.
- a coupling capacitor C 1 is formed between the first and second floating gates 10 A and 10 B, which each have a side that faces the other and have the isolation layer 7 interposed in between, as shown in FIG. 1 .
- the capacitance of the coupling capacitor C 1 increases as a distance between the floating gates 10 A and 10 B decreases.
- the capacitance of the coupling capacitor C 1 increases as an effective cross-sectional area facing between the floating gates 10 A and 10 B increases. That is, as the degree of integration of the NAND flash memory device increases, the coupling capacitance between the floating gates 10 A and 10 B (i.e., the inter-floating gate coupling capacitance) increases.
- the first cell transistor CE 1 when the first cell transistor CE 1 is selectively programmed, electrons are injected into the first floating gate 10 A to change an electric potential of the first floating gate 10 A, and an electric potential of the second floating gate 10 B adjacent to the first floating gate 10 A also changes due to the coupling capacitor C 1 .
- a threshold voltage of the second cell transistor CE 2 changes. Accordingly, a string which includes the second cell transistor CE 2 may malfunction in a read operation mode.
- a NAND flash memory device associated with the inter-floating gate coupling capacitance and a method of fabricating the same are disclosed by Iguchi et al. in “Semiconductor device and method of manufacturing the same” (U.S. patent publication No. 2004/0099900 A1).
- a plurality of control gate electrodes is formed to cross over a plurality of parallel active regions, and floating gates are interposed between the control gate electrodes and the active regions.
- the floating gates are insulated from the active regions by a tunnel dielectric layer.
- Each of the control gate electrodes has extensions which penetrate an isolation layer between the floating gates and are lower than top surfaces of the active regions.
- the process of partially etching the isolation layer to be removed includes a wet etching process and a dry etching process. It is very difficult to control an etching depth when using the wet etching process, and thus the process may result in harm to the NAND flash memory device. For example, when over-etching occurs, the tunneling dielectric layer is damaged.
- the dry etching process uses the floating gates as etch masks. When using the dry etching process, the floating gates and the tunneling dielectric layer may be damaged due to plasma.
- a flash memory device which includes an isolation layer formed in a semiconductor substrate and defining a plurality of parallel active regions, a plurality of floating gates formed above the active regions and having widths which are larger than widths of the active regions, pillar patterns having sidewalls and bottom surfaces covered by the isolation layer, and disposed lower than bottom surfaces of the floating gates, and a plurality of control gate electrodes overlapping the floating gates and crossing over the active regions.
- Each of the control gate electrodes includes control gate extensions which penetrate between the floating gates and are disposed above the pillar patterns.
- a NAND flash memory device which includes an isolation layer formed in a semiconductor substrate and defining a plurality of parallel active regions, a string select line and a ground select line crossing over the active regions, a plurality of floating gates arranged between the string select line and the ground select line, disposed above the active regions, and having widths which are larger than widths of the active regions, pillar patterns having sidewalls and bottom surfaces covered by the isolation layer, and disposed lower than bottom surfaces of the floating gates, and a plurality of control gate electrodes overlapping the floating gates and crossing over the active regions.
- Each of the control gate electrodes includes control gate extensions which penetrate between the floating gates and are formed above the pillar patterns.
- a method of fabricating a flash memory device includes forming a plurality of parallel trench mask patterns on a semiconductor substrate, etching the semiconductor substrate using the trench mask patterns as etch masks to form a trench region defining a plurality of parallel active regions, forming an isolation layer and a pillar filling the trench region, where sidewalls and a bottom surface of the pillar are covered by the isolation layer.
- the method further includes removing the trench mask patterns to form grooves exposing the active regions, forming insulated floating gate patterns filling the grooves, selectively etching the pillar to form recessed regions between the floating gate patterns, sequentially forming an inter-gate dielectric layer and a control gate conductive layer on the semiconductor substrate having the recessed regions, and continuously patterning the control gate conductive layer, the inter-gate dielectric layer, and the floating gate patterns to form floating gates interposed between control gate electrodes and the active regions as well as the plurality of control gate electrodes crossing over the active regions.
- Each of the control gate electrodes has control gate extensions which penetrate between the floating gates.
- FIG. 1 is a cross-sectional view illustrating a conventional NAND flash memory device, where the plane of cross-section is perpendicular to the word line;
- FIG. 2 is a plan view of portions of a cell array region of a NAND flash memory device in accordance with an exemplary embodiment of the present invention
- FIG. 3 is a cross-sectional view of the portion of the NAND flash memory device of FIG. 2 denoted by the line I-I′ of FIG. 2 , where the plane of cross section is perpendicular to the direction of the arrows I and I′ of FIG. 2 ;
- FIG. 4 is a cross-sectional view of the portion of the NAND flash memory device of FIG. 2 denoted by the line II-II′ of FIG. 2 , where the plane of cross section is perpendicular to the direction of the arrows II and II′ of FIG. 2 ;
- FIGS. 5 through 8 are cross-sectional views of the portion of the NAND flash memory device of FIG. 2 denoted by the line I-I′ of FIG. 2 that illustrate stages in methods of fabricating NAND flash memory devices in accordance with exemplary embodiments of the present invention, where the plane of cross section is perpendicular to the direction of the arrows I and I′ of FIG. 2 ;
- FIGS. 9 and 10 are cross-sectional views of the portion of the NAND flash memory device of FIG. 2 denoted by the line I-I′ of FIG. 2 that illustrate stages in a method of fabricating a NAND flash memory device in accordance with one exemplary embodiment of the present invention, where the plane of cross section is perpendicular to the direction of the arrows I and I′ of FIG. 2 ;
- FIGS. 11 and 12 are cross-sectional views of the portion of the NAND flash memory device of FIG. 2 denoted by the line I-I′ of FIG. 2 that illustrate stages in a method of fabricating a NAND flash memory device in accordance with another exemplary embodiment of the present invention, where the plane of cross section is perpendicular to the direction of the arrows I and I′ of FIG. 2 .
- a layer when a layer is described as being formed “on” a substrate or another layer, the layer may be formed directly on the substrate or other layer, or intervening layers may be present.
- FIG. 2 is a plan view of a portion of a cell array region of a NAND flash memory device in accordance with an exemplary embodiment of the present invention.
- FIG. 3 is a cross-sectional view of the portion of the NAND flash memory device of FIG. 2 denoted by the line I-I′ of FIG. 2 , where the plane of the cross section is perpendicular to the direction of the arrows I and I′ of FIG. 2 .
- FIG. 4 is a cross-sectional view of the portion of the NAND flash memory device of FIG. 2 denoted by the line II-II′ of FIG. 2 , where the plane of cross section is perpendicular to the direction of the arrows II and II′ of FIG. 2 .
- trench regions are formed in a semiconductor substrate 51 to define (i.e., separate, or outline) a plurality of parallel active regions 61 .
- An isolation layer 65 A is formed in the trench regions of the semiconductor substrate 51 .
- Each of the active regions 61 may have the shape of a trapezoid, wherein the bottom width is larger than the top width. However, for simplicity of description, it will be assumed hereinafter that each active region 61 has the shape of a rectangle, wherein the bottom width is equal to the top width.
- the isolation layer 65 A may be an isolation layer which covers inner walls (i.e., the sidewalls and the bottoms) of trench regions.
- Pillar patterns 69 A are formed within the isolation layer 65 A. That is, sidewalls and bottom surfaces of the pillar patterns 69 A may be covered by the isolation layer 65 A. Top surfaces of the pillar patterns 69 A are preferably formed at a level lower than top surfaces of the active regions 61 .
- the pillar patterns 69 A are preferably insulating layers that have an etch selectivity with respect to the isolation layer 65 A.
- a string select line SSL and a ground select line GSL may be formed to cross over the active regions 61 .
- the string select line SSL and the ground select line GSL may be formed parallel with each other, as shown in FIG. 2 .
- a plurality of control gate electrodes 85 are formed to cross over the active regions 61 between the string select line SSL and the ground select line GSL.
- a plurality of floating gates 75 A are interposed between the control gate electrodes 85 and the active regions 61 . That is, the floating gates 75 A are arranged in a two-dimensional manner along rows parallel with the control gate electrodes 85 and columns parallel with the active regions 61 .
- the floating gates 75 A are insulated from the active regions 61 by tunneling dielectric layers 73 .
- Each floating gate 75 A preferably has a width larger than the width of each active region 61 .
- the floating gates 75 A may each have a rectangular cross-section, as seen in the cross-sectional view of FIG. 3 .
- the top surfaces of the floating gates 75 A may be flat.
- An inter-gate dielectric layer 83 is interposed between the floating gates 75 A and the control gate electrodes 85 .
- the inter-gate dielectric layer 83 may also be present between the control gate electrodes 85 and the isolation layer 65 A.
- Each of the control gate electrodes 85 includes a plurality of control gate extensions 85 A which penetrate between the floating gates 75 A and are disposed above the pillar patterns 69 A. That is, for each control gate electrode 85 , the control gate extensions 85 A are disposed above the pillar patterns 69 A, are connected to the control gate electrode 85 , and penetrate between the floating gates 75 A that are arranged along the row parallel with the control gate electrode 85 . In this case, the inter-gate dielectric layer 83 may be interposed between the pillar patterns 69 A and the control gate extensions 85 A.
- the pillar patterns 69 A are formed within the isolation layer 65 A. Top surfaces of the pillar patterns 69 A may be lower than bottom surfaces of the floating gates 75 A. Lower regions of the control gate extensions 85 A preferably extend to a level lower than the bottom surfaces of the floating gates 75 A. In this case, the control gate extensions 85 A may penetrate between the floating gates 75 A and extend into the isolation layer 65 A. Accordingly, the control gate extensions 85 A shield an electric field resulting from a potential difference between floating gates 75 A that are adjacent along the row parallel to a control gate electrode 85 , even when the adjacent floating gates 75 A have different electric potentials. That is, the control gate extensions 85 A can significantly reduce a parasitic coupling capacitance between the floating gates 75 A.
- Impurity regions i.e., source and drain regions SD can be formed within the active regions 61 . That is, the source and drain regions SD can be formed within the active regions 61 between the floating gates 75 A. Consequently, cell transistors can be formed at intersections of the control gate electrodes 85 and the active regions 61 .
- the string select line SSL may include floating gates 75 A and a control gate electrode 85 , which are sequentially stacked.
- Tunneling dielectric layers 73 may be interposed between the string select line SSL and an active region 61 .
- a tunneling dielectric layer 73 can act as a gate dielectric layer of a string select transistor.
- the ground select line GSL may comprise floating gates 75 A and a control gate electrode 85 , which are sequentially stacked.
- Tunneling dielectric layers 73 may also be interposed between the ground select line GSL and an active region 61 . In this case, a tunneling dielectric layer 73 can act as a gate dielectric layer of a ground select transistor.
- Bit line impurity regions D may be formed within the active regions 61 at areas adjacent to the string select line SSL and positioned on the opposite side of the string select line SSL relative to the ground select line GSL.
- Common source regions S may be formed within the active regions 61 at areas adjacent to the ground select line GSL and positioned on the opposite side of the ground select line GSL relative to the string select line SSL. Consequently, string select transistors can be formed at intersections of the string select line SSL and the active regions 61 , and ground select transistors can be formed at intersections of the ground select line GSL and the active regions 61 .
- the bit line impurity regions D act as drain regions of the string select transistors and the common source regions S act as source regions of the ground select transistors.
- FIG. 12 is a cross-sectional view of a NAND flash memory device in accordance with another exemplary embodiment of the present invention.
- the exemplary embodiment of the NAND flash memory device illustrated in FIG. 12 has a structure similar to that of the exemplary embodiment illustrated in FIG. 3 .
- the exemplary embodiments illustrated in FIGS. 3 and 12 each include the active regions 61 , the tunneling dielectric layers 73 , the sidewall oxide layers 63 , the isolation layer 65 A, and the pillar patterns 69 A.
- the following brief description of the exemplary embodiment illustrated in FIG. 12 will be directed primarily to those portions of the embodiment that differ from the exemplary embodiment illustrated in FIG. 3 .
- the NAND flash memory device may include at least one floating gate groove 77 on the top surface of each floating gate 76 A.
- a plurality of control gate electrodes 85 is formed such that each gate electrode 85 crosses over the active regions 61 .
- the control gate electrodes 85 may also extend into the floating gate grooves 77 .
- An inter-gate dielectric layer 83 is interposed between the floating gates 76 A and the control gate electrodes 85 .
- the inter-gate dielectric layer 83 may also be interposed between the floating gates 76 A and the portions of the control gate electrode 85 that are within the floating gate grooves 77 .
- the floating gate grooves 77 act to increase the effective surface areas that face between the floating gates 76 A and the control gate electrodes 85 . That is, the floating gate groove acts to increase the coupling rate between the floating gates 76 A and the control gate electrodes 85 .
- FIGS. 5 through 8 are cross-sectional views of the portion of the NAND flash memory device of FIG. 2 denoted by the line I-I′ of FIG. 2 that illustrate stages in methods of fabricating NAND flash memory devices in accordance with exemplary embodiments of the present invention, wherein the plane of cross section is perpendicular to the direction of the arrows I and I′ of FIG. 2 .
- a trench mask layer is formed on a semiconductor substrate 51 .
- the trench mask layer may be formed by sequentially stacking a buffer layer, a chemical mechanical polish stop, and a hard mask layer. However, the process of forming the hard mask layer may be skipped.
- the buffer layer can be formed to alleviate physical stress resulting from a difference between the thermal expansion coefficients of the chemical mechanical polish stop and the semiconductor substrate 51 .
- the buffer layer may be formed of silicon oxide material such as a thermal oxide material.
- the chemical mechanical polish stop may be formed of polysilicon.
- the hard mask layer may be an insulating layer having an etch selectivity with respect to the chemical mechanical polish stop and the semiconductor substrate 51 and, for example, may be formed of silicon oxynitride (SiON) through a chemical vapor deposition (CVD) method.
- the hard mask layer can act to suppress diffused reflection in a photolithography process to facilitate formation of a fine pattern.
- the hard mask layer can also act to prevent the chemical mechanical polish stop from being thermally oxidized.
- each of the trench mask patterns 58 can be formed so that it comprises a buffer layer pattern 53 , a chemical mechanical polish stop pattern 55 , and a hard mask pattern 57 , which are sequentially stacked.
- each of the trench mask patterns 58 can be formed so that it includes the buffer layer pattern 53 and the chemical mechanical polish stop pattern 55 , which are sequentially stacked.
- the patterning process may include forming a photoresist pattern on the trench mask layer, and etching the trench mask layer to form the plurality of parallel trench mask patterns using the photoresist pattern as an etch mask.
- the semiconductor substrate 51 is etched using the trench mask patterns 58 as etch masks to form trench regions.
- the trench regions define the plurality of parallel active regions 61 .
- Sidewall oxide layers 63 may be formed on sidewalls of the active regions 61 .
- the sidewall oxide layers 63 may be formed of silicon oxide using a thermal oxidation technique. Alternatively, the sidewall oxide layers 63 may be omitted.
- An insulating layer 65 is formed which completely covers the sidewall oxide layers 63 and the trench mask patterns 58 . That is, the insulating layer 65 may be formed on the sidewall oxide layers 63 , and formed to surround top surfaces and sidewalls of the trench mask patterns 58 .
- the insulating layer 65 may be formed to cover inner walls of the trench region.
- the insulating layer 65 may be formed of silicon oxide through a CVD method or a high density plasma CVD (HDPCVD) method.
- a pillar layer is formed to completely fill the remaining opening in each of the trench regions and cover the entire surface of the semiconductor substrate 51 .
- the pillar layer is preferably formed of a material having an etch selectivity with respect to the insulating layer 65 .
- the pillar layer may be formed of silicon nitride (SiN) through a CVD method.
- the insulating layer 65 and the pillar layer are planarized until top surfaces of the chemical mechanical polish stop patterns 55 are exposed.
- a chemical mechanical polishing (CMP) process which employs the chemical mechanical polish stop patterns 55 as stops may be applied in during the planarization process. Consequently, top surfaces of the pillars 69 , the isolation layer 65 A, and the chemical mechanical polish stop patterns 55 can be exposed on substantially the same plane.
- CMP chemical mechanical polishing
- Lower regions 67 of the pillars 69 are preferably lower than top surfaces of the active regions 61 .
- the chemical mechanical polish stop patterns 55 are selectively removed to expose the buffer layer patterns 53 .
- the chemical mechanical polish stop patterns 55 are formed of polysilicon
- the chemical mechanical polish stop patterns 55 can be removed using a poly etchant or a poly dry etching process.
- the buffer layer patterns 53 are removed to form grooves 70 in which the active regions 61 are exposed.
- the buffer layer patterns 53 may be removed using an oxide etchant such as a wet etchant containing fluoric acid.
- the isolation layer 65 A is isotropically etched while the buffer layer patterns 53 are removed.
- the pillars 69 are not etched because they are formed of a material such as silicon nitride which has an etch selectivity with respect to the isolation layer 65 A. Consequently, the grooves 70 can be formed to have widths larger than the widths of the top surfaces of the active regions 61 .
- a top surface of the isolation layer 65 A can be adjusted to be formed on the same level as the top surfaces of the active regions 61 or on a level lower than the top surfaces of the active regions 61 .
- each pillar 69 may protrude from the top surface of the isolation layer 65 A, and a lower region of each pillar 69 may remain within the isolation layer 65 A. That is, the lower region of each pillar 69 may be surrounded by the isolation layer 65 A.
- FIGS. 9 and 10 are cross-sectional views of the portion of the NAND flash memory device of FIG. 2 denoted by the line I-I′ of FIG. 2 that illustrate stages in a method of fabricating a NAND flash memory device in accordance with one exemplary embodiment of the present invention, where the plane of cross section is perpendicular to the direction of the arrows I and I′ of FIG. 2 .
- the tunneling dielectric layers 73 are formed on the exposed surfaces of the active regions 61 .
- the tunneling dielectric layers 73 may be formed using a thermal oxidation technique.
- a floating gate conductive layer is formed on the semiconductor substrate 51 having the tunneling dielectric layers 73 .
- the floating gate conductive layer may be formed of doped polysilicon.
- the floating gate conductive layer is planarized to expose top surfaces of the pillars 69 .
- a CMP process which employs the pillars 69 as stops can be applied in during the planarization process. Consequently, floating gate patterns 75 including top surfaces that are flat can be formed within the grooves 70 , and the floating gate patterns 75 can have widths larger than the widths of the top surfaces of the active regions 61 .
- the pillars 69 are selectively etched to form recessed regions 69 R between the floating gate patterns 75 .
- the pillars 69 may be selectively removed by a wet etching process using a phosphoric acid (H 3 PO 4 ) solution.
- the isolation layer 65 A may be exposed at regions below the floating gate patterns 75 once the pillars 69 have been selectively etched.
- the isolation layer 65 A is formed of a material such as silicon oxide which has an etch selectivity with respect to the pillars 69 .
- the phosphoric acid (H 3 PO 4 ) solution has a high etch rate with respect to silicon nitride.
- the pillars 69 can prevent the isolation layer 65 A from being damaged by the etching while the pillar 69 is selectively etched. Consequently, the pillar 69 can be selectively etched to form pillar patterns 69 A.
- top surfaces of the pillar patterns 69 A can be formed lower than bottom surfaces of the floating gate patterns 75 .
- sidewalls and bottom surfaces of the pillar patterns 69 A may be covered by the isolation layer 65 A.
- the pillars 69 may be completely removed. When the pillars 69 are completely removed, the isolation layer 65 A is exposed within the recessed regions 69 R.
- control gate electrode 85 A method of forming the control gate electrode 85 will now be described with additional reference back to FIGS. 3 and 4 .
- the inter-gate dielectric layer 83 and the control gate conductive layer are sequentially formed on the semiconductor substrate 51 having the recessed regions 69 R of FIG. 10 .
- the control gate conductive layer, the inter-gate dielectric layer 83 , and the floating gate patterns 75 are continuously patterned to form floating gates 75 A interposed between the control gate electrodes 85 and the active regions 61 as well as a plurality of control gate electrodes 85 crossing over the active regions 61 .
- the inter-gate dielectric layer 83 may be formed of a multi-layer material such as oxide/nitride/oxide (O/N/O), aluminum oxide (AI 2 O 3 ), hafnium oxide (HfO 2 ), HfO 2 /Al 2 O 3 , or silicon oxide (SiO 2 )/HfO 2 /AI 2 O 3 , and the control gate conductive layer may be formed of doped polysilicon or polycide.
- the inter-gate dielectric layer 83 may be formed to cover top surfaces and sidewalls of the floating gate patterns 75 .
- the inter-gate dielectric layer 83 may extend to cover the top surfaces of the pillar patterns 69 A. When the pillars 69 are completely removed, the inter-gate dielectric layer 83 may extend to cover the isolation layer 65 A.
- Control gate extensions 85 A are formed above the pillar patterns 69 A while the control gate electrodes 85 are formed. That is, the control gate extensions 85 A are formed to penetrate between the floating gates 75 A above the pillar patterns 69 A and are connected to the control gate electrodes 85 . Lower regions of the control gate extensions 85 A preferably extend to a level lower than bottom surfaces of the floating gates 75 A. Top surface heights of the pillar patterns 69 A can be adjusted to control depths of the control gate extensions 85 A. That is, when top surfaces of the pillar patterns 69 A are formed at a level lower than the bottom surfaces of the floating gates 75 A, the lower regions of the control gate extensions 85 A may extend to a level lower than the bottom surfaces of the floating gates 75 A. When the pillars 69 are completely removed, the lower regions of the control gate extensions 85 A may extend further into the isolation layer 65 A.
- a string select line SSL and a ground select line GSL crossing over the active regions 61 may be formed through a typical method that is well known to those skilled in the art. That is, the string select line SSL and the ground select line GSL may be formed when the control gate electrodes 85 are formed, or may be formed before or after the control gate electrodes 85 are formed. In addition, the string select line SSL and the ground select line GSL may each, for example, be formed of floating gates 75 A and a control gate electrode 85 that are sequentially stacked.
- Tunneling dielectric layers 73 may be formed between the string select line SSL and an active region 61 . In this case, a tunneling dielectric layer 73 may act as a gate dielectric layer of the string select transistor. Tunneling dielectric layers 73 may also be formed between the ground select line GSL and an active region 61 . In this case, a tunnel dielectric layer 73 may act as a gate dielectric layer of the ground select transistor.
- Impurity ions can be injected into the active regions 61 using the control gate electrodes 85 as ion implantation masks to form source and drain regions SD.
- Bit line impurity regions D and common source regions S as shown in FIG. 4 may be formed while the source and drain regions SD are formed.
- the NAND flash memory device can be fabricated using typical fabrication processes such as formation of an interlayer-insulating layer, formation of a drain contact plug, and formation of a bit line.
- a method of fabricating a NAND flash memory device in accordance with another embodiment of the present invention will now be described with additional reference to FIGS. 11 and 12 .
- FIGS. 11 and 12 are cross-sectional views of the portion of the NAND flash memory device of FIG. 2 denoted by the line I-I′ of FIG. 2 that illustrate stages in a method of fabricating a NAND flash memory device in accordance with another exemplary embodiment of the present invention, where the plane of cross section is perpendicular to the direction of the arrows I and I′ of FIG. 2 .
- the active regions 61 , the tunneling dielectric layers 73 , the sidewall oxide layers 63 , the isolation layer 65 A, the pillars 69 , and the grooves 70 are formed on the semiconductor substrate 51 of FIG. 11 by the same method illustrated in FIGS. 5 through 8 .
- the method steps described hereinafter are primarily directed to the steps that differ from those of the previously described method for fabricating an exemplary embodiment of the invention.
- a thin floating gate conductive layer 76 is formed on the semiconductor substrate 51 comprising the tunneling dielectric layers 73 .
- the thin floating gate conductive layer 76 may be formed of doped polysilicon. Consequently, the thin floating gate conductive layer 76 can be formed on bottom surfaces and sidewalls of the grooves 70 so that floating gate grooves 77 can be formed.
- the thin floating gate conductive layer 76 is planarized to expose top surfaces of the pillars 69 .
- a CMP process which employs the pillars 69 as stops can be applied during the planarization process. Consequently, floating gate patterns 76 A including the floating gate grooves 77 can be formed within the grooves 70 (of FIG. 8 ), and the floating gate patterns 76 A can have widths larger than the widths of the top surfaces of the active regions 61 .
- the pillar patterns 69 A, the inter-gate dielectric layer 83 , the control gate electrodes 85 , and the control gate extensions 85 A may be formed by the same method as that described with reference to FIGS. 2 , 3 , 4 and 10 .
- the floating gate patterns may be patterned while the control gate electrodes 85 are formed, so that floating gates 76 A may be formed.
- the floating gate grooves 77 may remain on top surfaces of the floating gates 76 A.
- the inter-gate dielectric layer 83 and the control gate electrodes 85 may also extend into the floating gate grooves 77 .
- the present invention is not limited to the embodiments described above, and various changes may be made while remaining within the scope of the present invention.
- the present invention may also be applied to a NOR flash memory device and a method of fabricating the same.
- an isolation layer is formed in trench regions that define a plurality of parallel active regions. Pillar patterns are formed within the isolation layer. Control gate electrodes crossing over the active regions are formed. Floating gates having widths larger than the top surfaces of the active regions are interposed at intersections of the control gate electrodes and the active regions. The control gate electrodes have control gate extensions which penetrate between the floating gates and are formed on the pillar patterns. Top surfaces of the pillar patterns can be formed at a level lower than bottom surfaces of the floating gates. Lower regions of the control gate extensions can extend to a level lower than the bottom surfaces of the floating gates. That is, the control gate extensions can penetrate between the floating gates to extend into the isolation layer.
- control gate extensions shield an electric field resulting from a potential difference between adjacent floating gates even when the adjacent floating gates have different electric potentials. That is, the control gate extensions can act to significantly reduce a parasitic coupling capacitance between the floating gates. Consequently, mutual disturbance between adjacent cell transistors adjacent can be prevented so that flash memory devices having high integration densities can be implemented.
Abstract
Flash memory devices include pillar patterns formed between selected pairs of floating gates and control gate extensions that penetrate between selected pairs of floating gates are provided. Methods of fabricating the flash memory devices are also provided.
Description
- This is a Divisional of U.S. non-provisional application Ser. No. 11/287,364, filed Nov. 28, 2005, the disclosure of which is incorporated herein by reference in its entirety.
- 1. Field of the Invention
- The present invention relates to semiconductor memory devices and methods of fabricating the same, and more particularly, to flash memory devices and methods of fabricating the same.
- A claim of priority is made to Korean Patent Application No. 2004-111398, filed Dec. 23, 2004, the subject matter of which is hereby incorporated by reference in its entirety.
- 2. Description of the Related Art
- Semiconductor memory devices that store data can be generally categorized as either volatile memory devices or nonvolatile memory devices. A volatile memory device will lose its stored data when no power is supplied to the device, whereas a nonvolatile memory device will retain its stored data when no power is supplied to the device. Accordingly, nonvolatile memory devices, for example, flash memory devices, are widely employed in mobile telecommunication systems, memory cards, and so forth.
- A flash memory device comprises cell transistors for storing data, and a driving circuit for driving the cell transistors. The cell transistors are formed in a cell region of a semiconductor substrate while the driving circuit is formed in a peripheral circuit region of the semiconductor substrate. Typically, there are millions (or more) of the cell transistors formed in the cell region of the semiconductor substrate. A flash memory device can be classified as a NOR flash memory device or a NAND flash memory device based on the structure of its cell array. The cell array structure of the NOR flash memory device allows random access to cell transistors. The cell array structure of the NAND flash memory device is defined by strings of cell transistors in the cell region of the device. Each string is composed of an even number of cell transistors arranged and connected in a line of an active region. For example, each string may be composed of thirty-two cell transistors.
-
FIG. 1 is a cross-sectional view illustrating a conventional NAND flash memory device, where the plane of cross-section is perpendicular to the word line. - Referring to
FIG. 1 , anisolation layer 7 is formed in a predetermined region of a semiconductor substrate 1. Theisolation layer 7 defines (i.e., separates) first and secondactive regions control gate electrode 13 is formed to cross over the first and secondactive regions control gate electrode 13 acts as a word line. - Floating
gates control gate electrode 13 and theactive regions gate 10A is interposed between thecontrol gate electrode 13 and the firstactive region 1A, and the second floatinggate 10B is interposed between thecontrol gate electrode 13 and the secondactive region 1B. Thefloating gates control gate electrode 13 by an inter-gatedielectric layer 11. Furthermore, thefloating gates active regions dielectric layer 3. In addition, thecontrol gate electrode 13 has acontrol gate extension 13A interposed between thefloating gates - Cell transistors CE1 and CE2 are formed at intersections of the
control gate electrode 13 and theactive regions control gate electrode 13 and the firstactive region 1A, and the second cell transistor CE2 is formed at an intersection of thecontrol gate electrode 13 and the secondactive region 1B. - A top surface of the
isolation layer 7 is typically positioned higher than bottom surfaces of thefloating gates FIG. 1 . In this case, parasitic coupling capacitors, which employ theisolation layer 7 as a dielectric layer, may be formed between thefloating gates gates isolation layer 7 interposed in between, as shown inFIG. 1 . - The capacitance of the coupling capacitor C1 increases as a distance between the
floating gates floating gates floating gates gate 10A to change an electric potential of the first floatinggate 10A, and an electric potential of the second floatinggate 10B adjacent to the first floatinggate 10A also changes due to the coupling capacitor C1. As a result, a threshold voltage of the second cell transistor CE2 changes. Accordingly, a string which includes the second cell transistor CE2 may malfunction in a read operation mode. - In order to improve the coupling capacitor C1, methods of extending the
control gate extension 13A to a level lower than bottom surfaces of thefloating gates - A NAND flash memory device associated with the inter-floating gate coupling capacitance and a method of fabricating the same are disclosed by Iguchi et al. in “Semiconductor device and method of manufacturing the same” (U.S. patent publication No. 2004/0099900 A1). According to Iguchi et al., a plurality of control gate electrodes is formed to cross over a plurality of parallel active regions, and floating gates are interposed between the control gate electrodes and the active regions. The floating gates are insulated from the active regions by a tunnel dielectric layer. Each of the control gate electrodes has extensions which penetrate an isolation layer between the floating gates and are lower than top surfaces of the active regions.
- However, a process of partially etching the isolation layer to be removed is required in order to form the extensions. The process of partially etching the isolation layer includes a wet etching process and a dry etching process. It is very difficult to control an etching depth when using the wet etching process, and thus the process may result in harm to the NAND flash memory device. For example, when over-etching occurs, the tunneling dielectric layer is damaged. The dry etching process uses the floating gates as etch masks. When using the dry etching process, the floating gates and the tunneling dielectric layer may be damaged due to plasma.
- According to an aspect of the present invention, a flash memory device which includes an isolation layer formed in a semiconductor substrate and defining a plurality of parallel active regions, a plurality of floating gates formed above the active regions and having widths which are larger than widths of the active regions, pillar patterns having sidewalls and bottom surfaces covered by the isolation layer, and disposed lower than bottom surfaces of the floating gates, and a plurality of control gate electrodes overlapping the floating gates and crossing over the active regions. Each of the control gate electrodes includes control gate extensions which penetrate between the floating gates and are disposed above the pillar patterns.
- In accordance with another aspect of the present invention, a NAND flash memory device is provided which includes an isolation layer formed in a semiconductor substrate and defining a plurality of parallel active regions, a string select line and a ground select line crossing over the active regions, a plurality of floating gates arranged between the string select line and the ground select line, disposed above the active regions, and having widths which are larger than widths of the active regions, pillar patterns having sidewalls and bottom surfaces covered by the isolation layer, and disposed lower than bottom surfaces of the floating gates, and a plurality of control gate electrodes overlapping the floating gates and crossing over the active regions. Each of the control gate electrodes includes control gate extensions which penetrate between the floating gates and are formed above the pillar patterns.
- In accordance with yet another aspect of present invention, a method of fabricating a flash memory device is provided which includes forming a plurality of parallel trench mask patterns on a semiconductor substrate, etching the semiconductor substrate using the trench mask patterns as etch masks to form a trench region defining a plurality of parallel active regions, forming an isolation layer and a pillar filling the trench region, where sidewalls and a bottom surface of the pillar are covered by the isolation layer. The method further includes removing the trench mask patterns to form grooves exposing the active regions, forming insulated floating gate patterns filling the grooves, selectively etching the pillar to form recessed regions between the floating gate patterns, sequentially forming an inter-gate dielectric layer and a control gate conductive layer on the semiconductor substrate having the recessed regions, and continuously patterning the control gate conductive layer, the inter-gate dielectric layer, and the floating gate patterns to form floating gates interposed between control gate electrodes and the active regions as well as the plurality of control gate electrodes crossing over the active regions. Each of the control gate electrodes has control gate extensions which penetrate between the floating gates.
- Exemplary embodiments of the invention will be described with reference to the accompanying drawings, in which like reference symbols refer to like elements. The drawings are not necessarily to scale, emphasis being placed upon illustrating the principles of the invention instead. In the drawings:
-
FIG. 1 is a cross-sectional view illustrating a conventional NAND flash memory device, where the plane of cross-section is perpendicular to the word line; -
FIG. 2 is a plan view of portions of a cell array region of a NAND flash memory device in accordance with an exemplary embodiment of the present invention; -
FIG. 3 is a cross-sectional view of the portion of the NAND flash memory device ofFIG. 2 denoted by the line I-I′ ofFIG. 2 , where the plane of cross section is perpendicular to the direction of the arrows I and I′ ofFIG. 2 ; -
FIG. 4 is a cross-sectional view of the portion of the NAND flash memory device ofFIG. 2 denoted by the line II-II′ ofFIG. 2 , where the plane of cross section is perpendicular to the direction of the arrows II and II′ ofFIG. 2 ; -
FIGS. 5 through 8 are cross-sectional views of the portion of the NAND flash memory device ofFIG. 2 denoted by the line I-I′ ofFIG. 2 that illustrate stages in methods of fabricating NAND flash memory devices in accordance with exemplary embodiments of the present invention, where the plane of cross section is perpendicular to the direction of the arrows I and I′ ofFIG. 2 ; -
FIGS. 9 and 10 are cross-sectional views of the portion of the NAND flash memory device ofFIG. 2 denoted by the line I-I′ ofFIG. 2 that illustrate stages in a method of fabricating a NAND flash memory device in accordance with one exemplary embodiment of the present invention, where the plane of cross section is perpendicular to the direction of the arrows I and I′ ofFIG. 2 ; -
FIGS. 11 and 12 are cross-sectional views of the portion of the NAND flash memory device ofFIG. 2 denoted by the line I-I′ ofFIG. 2 that illustrate stages in a method of fabricating a NAND flash memory device in accordance with another exemplary embodiment of the present invention, where the plane of cross section is perpendicular to the direction of the arrows I and I′ ofFIG. 2 . - Herein, when a layer is described as being formed “on” a substrate or another layer, the layer may be formed directly on the substrate or other layer, or intervening layers may be present.
-
FIG. 2 is a plan view of a portion of a cell array region of a NAND flash memory device in accordance with an exemplary embodiment of the present invention. In addition,FIG. 3 is a cross-sectional view of the portion of the NAND flash memory device ofFIG. 2 denoted by the line I-I′ ofFIG. 2 , where the plane of the cross section is perpendicular to the direction of the arrows I and I′ ofFIG. 2 .FIG. 4 is a cross-sectional view of the portion of the NAND flash memory device ofFIG. 2 denoted by the line II-II′ ofFIG. 2 , where the plane of cross section is perpendicular to the direction of the arrows II and II′ ofFIG. 2 . - Referring to
FIGS. 2 , 3, and 4, trench regions are formed in asemiconductor substrate 51 to define (i.e., separate, or outline) a plurality of parallelactive regions 61. Anisolation layer 65A is formed in the trench regions of thesemiconductor substrate 51. Each of theactive regions 61 may have the shape of a trapezoid, wherein the bottom width is larger than the top width. However, for simplicity of description, it will be assumed hereinafter that eachactive region 61 has the shape of a rectangle, wherein the bottom width is equal to the top width. Theisolation layer 65A may be an isolation layer which covers inner walls (i.e., the sidewalls and the bottoms) of trench regions. Sidewall oxide layers 63 may be formed between theactive regions 61 and theisolation layer 65A. However, the sidewall oxide layers 63 may be omitted.Pillar patterns 69A are formed within theisolation layer 65A. That is, sidewalls and bottom surfaces of thepillar patterns 69A may be covered by theisolation layer 65A. Top surfaces of thepillar patterns 69A are preferably formed at a level lower than top surfaces of theactive regions 61. Thepillar patterns 69A are preferably insulating layers that have an etch selectivity with respect to theisolation layer 65A. - A string select line SSL and a ground select line GSL may be formed to cross over the
active regions 61. The string select line SSL and the ground select line GSL may be formed parallel with each other, as shown inFIG. 2 . - A plurality of
control gate electrodes 85 are formed to cross over theactive regions 61 between the string select line SSL and the ground select line GSL. In addition, a plurality of floatinggates 75A are interposed between thecontrol gate electrodes 85 and theactive regions 61. That is, the floatinggates 75A are arranged in a two-dimensional manner along rows parallel with thecontrol gate electrodes 85 and columns parallel with theactive regions 61. The floatinggates 75A are insulated from theactive regions 61 by tunneling dielectric layers 73. Each floatinggate 75A preferably has a width larger than the width of eachactive region 61. In accordance with embodiments of the present invention, the floatinggates 75A may each have a rectangular cross-section, as seen in the cross-sectional view ofFIG. 3 . In addition, the top surfaces of the floatinggates 75A may be flat. - An inter-gate
dielectric layer 83 is interposed between the floatinggates 75A and thecontrol gate electrodes 85. The inter-gatedielectric layer 83 may also be present between thecontrol gate electrodes 85 and theisolation layer 65A. - Each of the
control gate electrodes 85 includes a plurality ofcontrol gate extensions 85A which penetrate between the floatinggates 75A and are disposed above thepillar patterns 69A. That is, for eachcontrol gate electrode 85, thecontrol gate extensions 85A are disposed above thepillar patterns 69A, are connected to thecontrol gate electrode 85, and penetrate between the floatinggates 75A that are arranged along the row parallel with thecontrol gate electrode 85. In this case, the inter-gatedielectric layer 83 may be interposed between thepillar patterns 69A and thecontrol gate extensions 85A. - As described above, the
pillar patterns 69A are formed within theisolation layer 65A. Top surfaces of thepillar patterns 69A may be lower than bottom surfaces of the floatinggates 75A. Lower regions of thecontrol gate extensions 85A preferably extend to a level lower than the bottom surfaces of the floatinggates 75A. In this case, thecontrol gate extensions 85A may penetrate between the floatinggates 75A and extend into theisolation layer 65A. Accordingly, thecontrol gate extensions 85A shield an electric field resulting from a potential difference between floatinggates 75A that are adjacent along the row parallel to acontrol gate electrode 85, even when the adjacent floatinggates 75A have different electric potentials. That is, thecontrol gate extensions 85A can significantly reduce a parasitic coupling capacitance between the floatinggates 75A. - Impurity regions, i.e., source and drain regions SD can be formed within the
active regions 61. That is, the source and drain regions SD can be formed within theactive regions 61 between the floatinggates 75A. Consequently, cell transistors can be formed at intersections of thecontrol gate electrodes 85 and theactive regions 61. - Referring to
FIG. 4 , the string select line SSL may include floatinggates 75A and acontrol gate electrode 85, which are sequentially stacked. Tunneling dielectric layers 73 may be interposed between the string select line SSL and anactive region 61. In this case, atunneling dielectric layer 73 can act as a gate dielectric layer of a string select transistor. In addition, the ground select line GSL may comprise floatinggates 75A and acontrol gate electrode 85, which are sequentially stacked. Tunneling dielectric layers 73 may also be interposed between the ground select line GSL and anactive region 61. In this case, atunneling dielectric layer 73 can act as a gate dielectric layer of a ground select transistor. - Bit line impurity regions D may be formed within the
active regions 61 at areas adjacent to the string select line SSL and positioned on the opposite side of the string select line SSL relative to the ground select line GSL. Common source regions S may be formed within theactive regions 61 at areas adjacent to the ground select line GSL and positioned on the opposite side of the ground select line GSL relative to the string select line SSL. Consequently, string select transistors can be formed at intersections of the string select line SSL and theactive regions 61, and ground select transistors can be formed at intersections of the ground select line GSL and theactive regions 61. The bit line impurity regions D act as drain regions of the string select transistors and the common source regions S act as source regions of the ground select transistors. -
FIG. 12 is a cross-sectional view of a NAND flash memory device in accordance with another exemplary embodiment of the present invention. The exemplary embodiment of the NAND flash memory device illustrated inFIG. 12 has a structure similar to that of the exemplary embodiment illustrated inFIG. 3 . The exemplary embodiments illustrated inFIGS. 3 and 12 each include theactive regions 61, the tunnelingdielectric layers 73, the sidewall oxide layers 63, theisolation layer 65A, and thepillar patterns 69A. The following brief description of the exemplary embodiment illustrated inFIG. 12 will be directed primarily to those portions of the embodiment that differ from the exemplary embodiment illustrated inFIG. 3 . - Referring to
FIG. 12 , the NAND flash memory device may include at least one floatinggate groove 77 on the top surface of each floatinggate 76A. A plurality ofcontrol gate electrodes 85 is formed such that eachgate electrode 85 crosses over theactive regions 61. In this case, thecontrol gate electrodes 85 may also extend into the floatinggate grooves 77. An inter-gatedielectric layer 83 is interposed between the floatinggates 76A and thecontrol gate electrodes 85. In addition, the inter-gatedielectric layer 83 may also be interposed between the floatinggates 76A and the portions of thecontrol gate electrode 85 that are within the floatinggate grooves 77. The floatinggate grooves 77 act to increase the effective surface areas that face between the floatinggates 76A and thecontrol gate electrodes 85. That is, the floating gate groove acts to increase the coupling rate between the floatinggates 76A and thecontrol gate electrodes 85. - Hereinafter, methods of fabricating exemplary NAND flash memory devices in accordance with exemplary embodiments of the present invention will be described.
-
FIGS. 5 through 8 are cross-sectional views of the portion of the NAND flash memory device ofFIG. 2 denoted by the line I-I′ ofFIG. 2 that illustrate stages in methods of fabricating NAND flash memory devices in accordance with exemplary embodiments of the present invention, wherein the plane of cross section is perpendicular to the direction of the arrows I and I′ ofFIG. 2 . - Referring to
FIG. 5 , a trench mask layer is formed on asemiconductor substrate 51. The trench mask layer may be formed by sequentially stacking a buffer layer, a chemical mechanical polish stop, and a hard mask layer. However, the process of forming the hard mask layer may be skipped. The buffer layer can be formed to alleviate physical stress resulting from a difference between the thermal expansion coefficients of the chemical mechanical polish stop and thesemiconductor substrate 51. The buffer layer may be formed of silicon oxide material such as a thermal oxide material. The chemical mechanical polish stop may be formed of polysilicon. In addition, the hard mask layer may be an insulating layer having an etch selectivity with respect to the chemical mechanical polish stop and thesemiconductor substrate 51 and, for example, may be formed of silicon oxynitride (SiON) through a chemical vapor deposition (CVD) method. The hard mask layer can act to suppress diffused reflection in a photolithography process to facilitate formation of a fine pattern. When the hard mask layer is formed of silicon oxynitride (SiON) and the chemical mechanical polish stop is formed of polysilicon, the hard mask layer can also act to prevent the chemical mechanical polish stop from being thermally oxidized. - The hard mask layer, the chemical mechanical polish stop, and the buffer layer are continuously patterned to form a plurality of parallel
trench mask patterns 58 which leave predetermined regions of thesemiconductor substrate 51 exposed. Consequently, each of thetrench mask patterns 58 can be formed so that it comprises abuffer layer pattern 53, a chemical mechanicalpolish stop pattern 55, and ahard mask pattern 57, which are sequentially stacked. When the process of forming the hard mask layer is skipped, each of thetrench mask patterns 58 can be formed so that it includes thebuffer layer pattern 53 and the chemical mechanicalpolish stop pattern 55, which are sequentially stacked. The patterning process may include forming a photoresist pattern on the trench mask layer, and etching the trench mask layer to form the plurality of parallel trench mask patterns using the photoresist pattern as an etch mask. - Referring to
FIG. 6 , thesemiconductor substrate 51 is etched using thetrench mask patterns 58 as etch masks to form trench regions. The trench regions define the plurality of parallelactive regions 61. Sidewall oxide layers 63 may be formed on sidewalls of theactive regions 61. The sidewall oxide layers 63 may be formed of silicon oxide using a thermal oxidation technique. Alternatively, the sidewall oxide layers 63 may be omitted. An insulatinglayer 65 is formed which completely covers the sidewall oxide layers 63 and thetrench mask patterns 58. That is, the insulatinglayer 65 may be formed on the sidewall oxide layers 63, and formed to surround top surfaces and sidewalls of thetrench mask patterns 58. When the sidewall oxide layers 63 are omitted, the insulatinglayer 65 may be formed to cover inner walls of the trench region. The insulatinglayer 65 may be formed of silicon oxide through a CVD method or a high density plasma CVD (HDPCVD) method. - Referring to
FIGS. 6 and 7 , a pillar layer is formed to completely fill the remaining opening in each of the trench regions and cover the entire surface of thesemiconductor substrate 51. The pillar layer is preferably formed of a material having an etch selectivity with respect to the insulatinglayer 65. For example, when the insulatinglayer 65 is formed of silicon oxide, the pillar layer may be formed of silicon nitride (SiN) through a CVD method. - To form
pillars 69 and anisolation layer 65A, the insulatinglayer 65 and the pillar layer are planarized until top surfaces of the chemical mechanicalpolish stop patterns 55 are exposed. A chemical mechanical polishing (CMP) process which employs the chemical mechanicalpolish stop patterns 55 as stops may be applied in during the planarization process. Consequently, top surfaces of thepillars 69, theisolation layer 65A, and the chemical mechanicalpolish stop patterns 55 can be exposed on substantially the same plane. Referring toFIGS. 5 , 6, and 7, when thetrench mask patterns 58 comprise thehard mask patterns 57, thehard mask patterns 57 can be removed during the planarization process. -
Lower regions 67 of thepillars 69 are preferably lower than top surfaces of theactive regions 61. - Referring to
FIGS. 7 and 8 , the chemical mechanicalpolish stop patterns 55 are selectively removed to expose thebuffer layer patterns 53. When the chemical mechanicalpolish stop patterns 55 are formed of polysilicon, the chemical mechanicalpolish stop patterns 55 can be removed using a poly etchant or a poly dry etching process. Subsequently, thebuffer layer patterns 53 are removed to formgrooves 70 in which theactive regions 61 are exposed. When thebuffer layer patterns 53 are formed of a silicon oxide material such as a thermal oxide material, thebuffer layer patterns 53 may be removed using an oxide etchant such as a wet etchant containing fluoric acid. In addition, when thebuffer layer patterns 53 and theisolation layer 65A are formed of silicon oxide, theisolation layer 65A is isotropically etched while thebuffer layer patterns 53 are removed. However, thepillars 69 are not etched because they are formed of a material such as silicon nitride which has an etch selectivity with respect to theisolation layer 65A. Consequently, thegrooves 70 can be formed to have widths larger than the widths of the top surfaces of theactive regions 61. In addition, a top surface of theisolation layer 65A can be adjusted to be formed on the same level as the top surfaces of theactive regions 61 or on a level lower than the top surfaces of theactive regions 61. In addition, an upper region of eachpillar 69 may protrude from the top surface of theisolation layer 65A, and a lower region of eachpillar 69 may remain within theisolation layer 65A. That is, the lower region of eachpillar 69 may be surrounded by theisolation layer 65A. -
FIGS. 9 and 10 are cross-sectional views of the portion of the NAND flash memory device ofFIG. 2 denoted by the line I-I′ ofFIG. 2 that illustrate stages in a method of fabricating a NAND flash memory device in accordance with one exemplary embodiment of the present invention, where the plane of cross section is perpendicular to the direction of the arrows I and I′ ofFIG. 2 . - Referring to
FIGS. 8 and 9 , the tunnelingdielectric layers 73 are formed on the exposed surfaces of theactive regions 61. The tunnelingdielectric layers 73 may be formed using a thermal oxidation technique. A floating gate conductive layer is formed on thesemiconductor substrate 51 having the tunneling dielectric layers 73. The floating gate conductive layer may be formed of doped polysilicon. The floating gate conductive layer is planarized to expose top surfaces of thepillars 69. A CMP process which employs thepillars 69 as stops can be applied in during the planarization process. Consequently, floatinggate patterns 75 including top surfaces that are flat can be formed within thegrooves 70, and the floatinggate patterns 75 can have widths larger than the widths of the top surfaces of theactive regions 61. - Referring to
FIGS. 9 and 10 , thepillars 69 are selectively etched to form recessedregions 69R between the floatinggate patterns 75. When thepillars 69 are formed of silicon nitride, thepillars 69 may be selectively removed by a wet etching process using a phosphoric acid (H3PO4) solution. In addition, theisolation layer 65A may be exposed at regions below the floatinggate patterns 75 once thepillars 69 have been selectively etched. Theisolation layer 65A is formed of a material such as silicon oxide which has an etch selectivity with respect to thepillars 69. In this case, the phosphoric acid (H3PO4) solution has a high etch rate with respect to silicon nitride. That is, thepillars 69 can prevent theisolation layer 65A from being damaged by the etching while thepillar 69 is selectively etched. Consequently, thepillar 69 can be selectively etched to formpillar patterns 69A. In this case, top surfaces of thepillar patterns 69A can be formed lower than bottom surfaces of the floatinggate patterns 75. In addition, sidewalls and bottom surfaces of thepillar patterns 69A may be covered by theisolation layer 65A. Also, thepillars 69 may be completely removed. When thepillars 69 are completely removed, theisolation layer 65A is exposed within the recessedregions 69R. - A method of forming the
control gate electrode 85 will now be described with additional reference back toFIGS. 3 and 4 . - Referring to
FIGS. 2 , 3, and 4, the inter-gatedielectric layer 83 and the control gate conductive layer are sequentially formed on thesemiconductor substrate 51 having the recessedregions 69R ofFIG. 10 . The control gate conductive layer, the inter-gatedielectric layer 83, and the floatinggate patterns 75 are continuously patterned to form floatinggates 75A interposed between thecontrol gate electrodes 85 and theactive regions 61 as well as a plurality ofcontrol gate electrodes 85 crossing over theactive regions 61. - The inter-gate
dielectric layer 83 may be formed of a multi-layer material such as oxide/nitride/oxide (O/N/O), aluminum oxide (AI2O3), hafnium oxide (HfO2), HfO2/Al2O3, or silicon oxide (SiO2)/HfO2/AI2O3, and the control gate conductive layer may be formed of doped polysilicon or polycide. The inter-gatedielectric layer 83 may be formed to cover top surfaces and sidewalls of the floatinggate patterns 75. In addition, the inter-gatedielectric layer 83 may extend to cover the top surfaces of thepillar patterns 69A. When thepillars 69 are completely removed, the inter-gatedielectric layer 83 may extend to cover theisolation layer 65A. -
Control gate extensions 85A are formed above thepillar patterns 69A while thecontrol gate electrodes 85 are formed. That is, thecontrol gate extensions 85A are formed to penetrate between the floatinggates 75A above thepillar patterns 69A and are connected to thecontrol gate electrodes 85. Lower regions of thecontrol gate extensions 85A preferably extend to a level lower than bottom surfaces of the floatinggates 75A. Top surface heights of thepillar patterns 69A can be adjusted to control depths of thecontrol gate extensions 85A. That is, when top surfaces of thepillar patterns 69A are formed at a level lower than the bottom surfaces of the floatinggates 75A, the lower regions of thecontrol gate extensions 85A may extend to a level lower than the bottom surfaces of the floatinggates 75A. When thepillars 69 are completely removed, the lower regions of thecontrol gate extensions 85A may extend further into theisolation layer 65A. - A string select line SSL and a ground select line GSL crossing over the
active regions 61 may be formed through a typical method that is well known to those skilled in the art. That is, the string select line SSL and the ground select line GSL may be formed when thecontrol gate electrodes 85 are formed, or may be formed before or after thecontrol gate electrodes 85 are formed. In addition, the string select line SSL and the ground select line GSL may each, for example, be formed of floatinggates 75A and acontrol gate electrode 85 that are sequentially stacked. Tunneling dielectric layers 73 may be formed between the string select line SSL and anactive region 61. In this case, atunneling dielectric layer 73 may act as a gate dielectric layer of the string select transistor. Tunneling dielectric layers 73 may also be formed between the ground select line GSL and anactive region 61. In this case, atunnel dielectric layer 73 may act as a gate dielectric layer of the ground select transistor. - Impurity ions can be injected into the
active regions 61 using thecontrol gate electrodes 85 as ion implantation masks to form source and drain regions SD. Bit line impurity regions D and common source regions S as shown inFIG. 4 may be formed while the source and drain regions SD are formed. - Subsequently, the NAND flash memory device can be fabricated using typical fabrication processes such as formation of an interlayer-insulating layer, formation of a drain contact plug, and formation of a bit line.
- A method of fabricating a NAND flash memory device in accordance with another embodiment of the present invention will now be described with additional reference to
FIGS. 11 and 12 . -
FIGS. 11 and 12 are cross-sectional views of the portion of the NAND flash memory device ofFIG. 2 denoted by the line I-I′ ofFIG. 2 that illustrate stages in a method of fabricating a NAND flash memory device in accordance with another exemplary embodiment of the present invention, where the plane of cross section is perpendicular to the direction of the arrows I and I′ ofFIG. 2 . Prior to reaching the stage of fabrication shown inFIG. 11 , theactive regions 61, the tunnelingdielectric layers 73, the sidewall oxide layers 63, theisolation layer 65A, thepillars 69, and thegrooves 70 are formed on thesemiconductor substrate 51 ofFIG. 11 by the same method illustrated inFIGS. 5 through 8 . The method steps described hereinafter are primarily directed to the steps that differ from those of the previously described method for fabricating an exemplary embodiment of the invention. - Referring to
FIGS. 8 and 11 , a thin floating gateconductive layer 76 is formed on thesemiconductor substrate 51 comprising the tunneling dielectric layers 73. The thin floating gateconductive layer 76 may be formed of doped polysilicon. Consequently, the thin floating gateconductive layer 76 can be formed on bottom surfaces and sidewalls of thegrooves 70 so that floatinggate grooves 77 can be formed. - A method of forming the floating
gate 76A ofFIG. 12 and thecontrol gate electrode 85 will now be described with reference toFIG. 12 . - Referring to
FIGS. 11 and 12 , the thin floating gateconductive layer 76 is planarized to expose top surfaces of thepillars 69. A CMP process which employs thepillars 69 as stops can be applied during the planarization process. Consequently, floatinggate patterns 76A including the floatinggate grooves 77 can be formed within the grooves 70 (ofFIG. 8 ), and the floatinggate patterns 76A can have widths larger than the widths of the top surfaces of theactive regions 61. - Subsequently, the
pillar patterns 69A, the inter-gatedielectric layer 83, thecontrol gate electrodes 85, and thecontrol gate extensions 85A may be formed by the same method as that described with reference toFIGS. 2 , 3, 4 and 10. The floating gate patterns may be patterned while thecontrol gate electrodes 85 are formed, so that floatinggates 76A may be formed. The floatinggate grooves 77 may remain on top surfaces of the floatinggates 76A. The inter-gatedielectric layer 83 and thecontrol gate electrodes 85 may also extend into the floatinggate grooves 77. - The present invention is not limited to the embodiments described above, and various changes may be made while remaining within the scope of the present invention. For example, the present invention may also be applied to a NOR flash memory device and a method of fabricating the same.
- In accordance with exemplary embodiments of the present invention as described above, an isolation layer is formed in trench regions that define a plurality of parallel active regions. Pillar patterns are formed within the isolation layer. Control gate electrodes crossing over the active regions are formed. Floating gates having widths larger than the top surfaces of the active regions are interposed at intersections of the control gate electrodes and the active regions. The control gate electrodes have control gate extensions which penetrate between the floating gates and are formed on the pillar patterns. Top surfaces of the pillar patterns can be formed at a level lower than bottom surfaces of the floating gates. Lower regions of the control gate extensions can extend to a level lower than the bottom surfaces of the floating gates. That is, the control gate extensions can penetrate between the floating gates to extend into the isolation layer.
- Accordingly, the control gate extensions shield an electric field resulting from a potential difference between adjacent floating gates even when the adjacent floating gates have different electric potentials. That is, the control gate extensions can act to significantly reduce a parasitic coupling capacitance between the floating gates. Consequently, mutual disturbance between adjacent cell transistors adjacent can be prevented so that flash memory devices having high integration densities can be implemented.
- Exemplary embodiments of the present invention have been disclosed herein and, although specific terms are employed, they are used and are to be interpreted in a generic and descriptive sense only and not for purposes of limitation. Accordingly, it will be understood by those of ordinary skill in the art that various changes in form and details may be made to the exemplary embodiments of the present invention without departing from the scope of the present invention as set forth in the following claims.
Claims (13)
1. A method of fabricating a flash memory device, comprising:
forming a plurality of parallel trench mask patterns on a semiconductor substrate;
etching the semiconductor substrate using the trench mask patterns as etch masks to form a trench region defining a plurality of parallel active regions;
forming an isolation layer and a pillar filling the trench region, wherein sidewalls and a bottom surface of the pillar are covered by the isolation layer;
removing the trench mask patterns to form grooves exposing the active regions;
forming insulated floating gate patterns filling the grooves;
selectively etching the pillar to form recessed regions between the floating gate patterns;
sequentially forming an inter-gate dielectric layer and a control gate conductive layer on the semiconductor substrate having the recessed regions; and
continuously patterning the control gate conductive layer, the inter-gate dielectric layer, and the floating gate patterns to form floating gates interposed between control gate electrodes and the active regions as well as the plurality of control gate electrodes crossing over the active regions,
wherein each of the control gate electrodes has control gate extensions which penetrate between the floating gates.
2. The method according to claim 1 , wherein each of the trench mask patterns is formed by sequentially stacking at least a buffer layer pattern and a chemical mechanical polishing (CMP) stop pattern.
3. The method according to claim 2 , wherein the buffer layer pattern is formed of a silicon oxide layer, and the CMP stop pattern is formed of a polysilicon layer.
4. The method according to claim 2 , further comprising forming a hard mask pattern on the CMP stop pattern.
5. The method according to claim 2 , wherein forming the isolation layer and the pillar includes:
forming an insulating layer surrounding the trench mask patterns and covering an inner wall of the trench region;
forming a pillar layer completely filling the trench region and covering an entire surface of the semiconductor substrate; and
planarizing the pillar layer and the insulating layer until a top surface of the CMP stop pattern is exposed.
6. The method according to claim 1 , wherein the pillar is formed of a material layer having an etch selectivity with respect to the isolation layer.
7. The method according to claim 1 , wherein the pillar is formed of a silicon nitride layer.
8. The method according to claim 1 , wherein a lower region of the pillar is lower than top surfaces of the active regions.
9. The method according to claim 2 , wherein forming the grooves includes:
selectively removing the CMP stop pattern to expose the buffer layer pattern; and
isotropically etching the buffer layer pattern and the isolation layer to expose the active regions.
10. The method according to claim 1 , wherein forming the insulated floating gate patterns includes:
forming a tunneling dielectric layer on the exposed active regions;
forming a floating gate conductive layer filling the grooves on the semiconductor substrate having the tunneling dielectric layer; and
planarizing the floating gate conductive layer until a top surface of the pillar is exposed.
11. The method according to claim 1 , wherein forming the recessed regions between the floating gate patterns includes selectively etching the pillar using a wet etching process to form pillar patterns lower than bottom surfaces of the floating gate patterns.
12. The method according to claim 1 , wherein forming the recessed regions between the floating gate patterns includes completely removing the pillar using a wet etching process.
13. The method according to claim 1 , wherein lower regions of the control gate extensions are lower than bottom surfaces of the floating gates.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/471,521 US20090233416A1 (en) | 2004-12-23 | 2009-05-26 | Flash memory devices comprising pillar patterns and methods of fabricating the same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020040111398A KR100629356B1 (en) | 2004-12-23 | 2004-12-23 | Flash memory devices having pillar pattern and methods of fabricating the same |
KR2004-111398 | 2004-12-23 | ||
US11/287,364 US7554149B2 (en) | 2004-12-23 | 2005-11-28 | Flash memory devices comprising pillar patterns and methods of fabricating the same |
US12/471,521 US20090233416A1 (en) | 2004-12-23 | 2009-05-26 | Flash memory devices comprising pillar patterns and methods of fabricating the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/287,364 Division US7554149B2 (en) | 2004-12-23 | 2005-11-28 | Flash memory devices comprising pillar patterns and methods of fabricating the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20090233416A1 true US20090233416A1 (en) | 2009-09-17 |
Family
ID=36610428
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/287,364 Active 2026-12-18 US7554149B2 (en) | 2004-12-23 | 2005-11-28 | Flash memory devices comprising pillar patterns and methods of fabricating the same |
US12/471,521 Abandoned US20090233416A1 (en) | 2004-12-23 | 2009-05-26 | Flash memory devices comprising pillar patterns and methods of fabricating the same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/287,364 Active 2026-12-18 US7554149B2 (en) | 2004-12-23 | 2005-11-28 | Flash memory devices comprising pillar patterns and methods of fabricating the same |
Country Status (3)
Country | Link |
---|---|
US (2) | US7554149B2 (en) |
KR (1) | KR100629356B1 (en) |
CN (1) | CN100492646C (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120007163A1 (en) * | 2010-07-07 | 2012-01-12 | Hiroshi Akahori | Nonvolatile memory device |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100660543B1 (en) * | 2005-10-24 | 2006-12-22 | 삼성전자주식회사 | Nand falsh memory device and method of fabricating the same |
KR100724561B1 (en) * | 2005-12-20 | 2007-06-04 | 삼성전자주식회사 | Semiconductor device having single side finfet and method of fabricating the same |
KR100672162B1 (en) * | 2005-12-28 | 2007-01-19 | 주식회사 하이닉스반도체 | Flash memory device and method for fabricating the same |
JP2008010537A (en) * | 2006-06-28 | 2008-01-17 | Toshiba Corp | Nand nonvolatile semiconductor memory and its manufacturing method |
KR100816756B1 (en) * | 2006-10-20 | 2008-03-25 | 삼성전자주식회사 | Nand type non volatile memory device and method of forming the same |
KR100780866B1 (en) | 2006-12-14 | 2007-11-30 | 삼성전자주식회사 | Nonvolatile memory device and method of forming the same |
KR100937818B1 (en) * | 2007-08-20 | 2010-01-20 | 주식회사 하이닉스반도체 | Flash memory device and manufacturing method thereof |
US20100013009A1 (en) * | 2007-12-14 | 2010-01-21 | James Pan | Structure and Method for Forming Trench Gate Transistors with Low Gate Resistance |
KR101132302B1 (en) * | 2008-03-07 | 2012-04-05 | 주식회사 하이닉스반도체 | Method of manufacturing semiconductor device |
KR101528823B1 (en) * | 2009-01-19 | 2015-06-15 | 삼성전자주식회사 | Semiconductor memory device and method of manufacturing the same |
US9059302B2 (en) * | 2009-04-06 | 2015-06-16 | Infineon Technologies Ag | Floating gate memory device with at least partially surrounding control gate |
US8367508B2 (en) * | 2010-04-09 | 2013-02-05 | International Business Machines Corporation | Self-aligned contacts for field effect transistor devices |
US8254173B2 (en) * | 2010-08-31 | 2012-08-28 | Micron Technology, Inc. | NAND memory constructions |
US9471174B2 (en) * | 2013-07-01 | 2016-10-18 | Electronics And Telecommunications Research Institute | Control apparatus and method of addressing two-dimensional signal |
US9236394B2 (en) * | 2013-11-08 | 2016-01-12 | Conversant Intellectual Property Management Inc. | Three dimensional nonvolatile memory cell structure with upper body connection |
KR102312346B1 (en) * | 2015-02-23 | 2021-10-14 | 삼성전자주식회사 | Methods of Fabricating Semiconductor Devices |
US9691780B2 (en) | 2015-09-25 | 2017-06-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interdigitated capacitor in split-gate flash technology |
TWI706452B (en) * | 2019-04-11 | 2020-10-01 | 台灣茂矽電子股份有限公司 | Manufacturing method of gate structure and gate structure |
CN112086510A (en) * | 2019-06-13 | 2020-12-15 | 联华电子股份有限公司 | Structure of memory element |
KR20210048694A (en) | 2019-10-24 | 2021-05-04 | 삼성전자주식회사 | Semiconductor device |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6380032B1 (en) * | 2000-02-11 | 2002-04-30 | Samsung Electronics Co., Ltd. | Flash memory device and method of making same |
US6682977B2 (en) * | 2002-02-11 | 2004-01-27 | Winbond Electronics Corporation | Method for fabricating a gate structure of a flash memory |
US20040099900A1 (en) * | 2002-11-21 | 2004-05-27 | Tadashi Iguchi | Semiconductor device and method of manufacturing the same |
US20050258463A1 (en) * | 2004-05-18 | 2005-11-24 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device and process of manufacturing the same |
US20060118861A1 (en) * | 2002-12-06 | 2006-06-08 | Koninklijke Philips Electronics N.V. | Shallow trench isolation in floating gate devices |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001077333A (en) | 1999-08-31 | 2001-03-23 | Toshiba Corp | Nonvolatile semiconductor memory and its manufacturing method |
KR100501464B1 (en) | 2003-02-04 | 2005-07-18 | 동부아남반도체 주식회사 | Method for manufacturing non-volatile memory devices |
-
2004
- 2004-12-23 KR KR1020040111398A patent/KR100629356B1/en not_active IP Right Cessation
-
2005
- 2005-11-28 US US11/287,364 patent/US7554149B2/en active Active
- 2005-12-23 CN CNB200510135826XA patent/CN100492646C/en active Active
-
2009
- 2009-05-26 US US12/471,521 patent/US20090233416A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6380032B1 (en) * | 2000-02-11 | 2002-04-30 | Samsung Electronics Co., Ltd. | Flash memory device and method of making same |
US6682977B2 (en) * | 2002-02-11 | 2004-01-27 | Winbond Electronics Corporation | Method for fabricating a gate structure of a flash memory |
US20040099900A1 (en) * | 2002-11-21 | 2004-05-27 | Tadashi Iguchi | Semiconductor device and method of manufacturing the same |
US20060118861A1 (en) * | 2002-12-06 | 2006-06-08 | Koninklijke Philips Electronics N.V. | Shallow trench isolation in floating gate devices |
US20050258463A1 (en) * | 2004-05-18 | 2005-11-24 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory device and process of manufacturing the same |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120007163A1 (en) * | 2010-07-07 | 2012-01-12 | Hiroshi Akahori | Nonvolatile memory device |
US8723245B2 (en) * | 2010-07-07 | 2014-05-13 | Kabushiki Kaisha Toshiba | Nonvolatile memory device |
Also Published As
Publication number | Publication date |
---|---|
KR100629356B1 (en) | 2006-09-29 |
US20060138522A1 (en) | 2006-06-29 |
CN100492646C (en) | 2009-05-27 |
KR20060072688A (en) | 2006-06-28 |
US7554149B2 (en) | 2009-06-30 |
CN1819212A (en) | 2006-08-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7554149B2 (en) | Flash memory devices comprising pillar patterns and methods of fabricating the same | |
US7384843B2 (en) | Method of fabricating flash memory device including control gate extensions | |
US7371638B2 (en) | Nonvolatile memory cells having high control gate coupling ratios using grooved floating gates and methods of forming same | |
KR100350055B1 (en) | Semiconductor device having multi-gate dielectric layers and method of fabricating the same | |
US9159735B2 (en) | Architecture to improve cell size for compact array of split gate flash cell with buried common source structure | |
US20060124988A1 (en) | Methods of fabricating flash memory devices having self-aligned floating gate electrodes and related devices | |
US7745284B2 (en) | Method of manufacturing flash memory device with conductive spacers | |
US20080230828A1 (en) | Gate structure of a non-volatile memory device and method of manufacturing same | |
US20040145020A1 (en) | Methods of fabricating a semiconductor device having multi-gate insulation layers and semiconductor devices fabricated thereby | |
KR100773356B1 (en) | Non-volatile memory device having separate charge trap patterns and method of fabricating the same | |
USRE42409E1 (en) | Method of manufacturing flash memory device | |
JPWO2006070474A1 (en) | Manufacturing method of semiconductor device | |
US7514741B2 (en) | Nonvolatile semiconductor memory device and related method | |
KR20070049731A (en) | Flash memory and manufacturing method thereof | |
US8138077B2 (en) | Flash memory device and method of fabricating the same | |
US6995060B2 (en) | Fabrication of integrated circuit elements in structures with protruding features | |
KR20020088554A (en) | Flash Memory Cell and Method Of Forming The Same | |
US7880216B2 (en) | Flash memory device and method of fabricating the same | |
KR19990083606A (en) | Non-volatile semiconductor memory device and method for manufacturing same | |
KR20070040962A (en) | Flash memory cell and method for manufacturing the same | |
US20050057971A1 (en) | Flash memory cell having multi-program channels | |
KR100719692B1 (en) | Flash memory device and method of manufacturing the same | |
KR20100013939A (en) | Flash memory device and manufacturing method thereof | |
KR20020013193A (en) | Method of Forming Common Source Line of Flash Memory | |
JP2001274367A (en) | Non-volatile semiconductor memory device and producing method therefor |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |