Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20090296310 A1
Publication typeApplication
Application numberUS 12/132,316
Publication dateDec 3, 2009
Filing dateJun 3, 2008
Priority dateJun 3, 2008
Also published asUS9119321, US9743530, US20120079717, US20120081832, US20160007481
Publication number12132316, 132316, US 2009/0296310 A1, US 2009/296310 A1, US 20090296310 A1, US 20090296310A1, US 2009296310 A1, US 2009296310A1, US-A1-20090296310, US-A1-2009296310, US2009/0296310A1, US2009/296310A1, US20090296310 A1, US20090296310A1, US2009296310 A1, US2009296310A1
InventorsAzuma Chikara
Original AssigneeAzuma Chikara
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Chip capacitor precursors, packaged semiconductors, and assembly method for converting the precursors to capacitors
US 20090296310 A1
Abstract
A capacitive precursor (100) and packaged semiconductor devices therefrom includes a substrate (105), a plurality of electrically conductive material layers (111-118) stacked on the substrate (105). The plurality of electrically conductive layers (111-118) provide first and second patterns (200 and 250). The first patterns (200) each include at least a first pair of overlaying areas free of the electrically conductive material, and the second patterns (250) each include at least a second pair of overlaying areas free of the electrically conductive material. The first pair of areas overlay areas of the second pattern having the electrically conductive material and the second pair of areas overlay areas of the first pattern having the electrically conductive material. A plurality of dielectric layers (101-107) are interposed between neighboring electrically conductive material layers (111-118) for electrical isolation. One or more capacitive precursors can be dropped onto or into a board and during assembly of a packaged semiconductor device and have electrically conducting layers associated with its respective plates connected together to form a capacitor during assembly using conventional assembly steps.
Images(8)
Previous page
Next page
Claims(31)
1. A capacitive precursor, comprising:
a substrate;
a plurality of electrically conductive material layers stacked on said substrate, said plurality of electrically conductive material layers comprising first and second patterns, wherein said first patterns each comprise at least a first pair of overlaying areas free of said electrically conductive material, and said second patterns each comprise at least a second pair of overlaying areas free of said electrically conductive material, wherein said first pair of areas overlay areas of said second pattern having said electrically conductive material and said second pair of areas overlay areas of said first pattern having said electrically conductive material, and
a plurality of dielectric layers including respective ones of said plurality of dielectric layers between neighboring ones of said plurality of electrically conductive material layers,
wherein said plurality of electrically conductive material layers are electrically isolated from one another by said dielectric layers.
2. The capacitive precursor of claim 1, wherein said substrate comprises a polymer or a ceramic printed circuit board (PCB).
3. The capacitive precursor of claim 1, wherein said substrate comprises silicon.
4. The capacitive precursor of claim 1, wherein said electrically conductive material comprises at least one metal.
5. The capacitive precursor of claim 1, wherein at least one of said plurality of dielectric layers comprise a material having a k≧50.
6. The capacitive precursor of claim 1, wherein said first pair of areas and second pair of areas are between 0.05 mm to 0.5 mm.
7. The capacitive precursor of claim 1, wherein said first and second patterns both further comprise at least one common overlaying area that is free of said electrically conductive material.
8. The capacitive precursor of claim 1, comprising a plurality of said capacitive precursors on said substrate.
9. The capacitive precursor of claim 8, wherein said first and second patterns both further comprise at least one common overlaying area that is free of said electrically conductive.
10. A packaged semiconductor device, comprising:
a first printed circuit board (PCB) substrate;
first electrically conductive interconnect material on said first substrate;
at least one integrated circuit die on said first substrate coupled to said first interconnect;
at least one chip capacitor on a surface of said first substrate or embedded within said first substrate, said chip capacitor comprising:
a second substrate;
a plurality of electrically conductive material layers stacked on said second substrate, said plurality of electrically conductive material layers comprising first and second patterns, wherein said first patterns each comprise at least a first pair of overlaying areas free of said electrically conductive material, and said second patterns each comprise at least a second pair of overlaying areas free of said electrically conductive material, wherein said first pair of areas overlay areas of said second pattern having said electrically conductive material and said second pair of areas overlay areas of said first pattern having said electrically conductive material;
a plurality of dielectric layers including respective ones of said plurality of dielectric layers between neighboring ones of said plurality of electrically conductive layers; and
at least a first pair of vias formed in said first pair of areas free of said electrically conductive material filled with a second electrically conductive material which provides an electrical contact between said plurality of electrically conductive material layers comprising said first pattern and said plurality of electrically conductive material layers comprising said second pattern to provide respective capacitor plates of said chip capacitor,
wherein said first electrically conductive material is coupled to contact regions of said interconnect material on said first electrically conductive material.
11. The packaged semiconductor device of claim 10, wherein said integrated circuit die comprises a plurality of said integrated circuit die stacked on one another, whereby said packaged semiconductor device comprises a system in package (SIP).
12. The packaged semiconductor device of claim 10, wherein said integrated circuit die comprises a plurality of said integrated circuit die in a coplanar arrangement on a surface of said first substrate, whereby said packaged semiconductor device comprises a multi-chip module (MCM).
13. The packaged semiconductor device of claim 10, wherein said chip capacitor comprises a decoupling capacitor connected a power supply terminal of said integrated circuit die and a ground for said integrated circuit die.
14. The packaged semiconductor device of claim 10, wherein said second substrate comprises a polymer or a ceramic printed circuit board (PCB).
15. The packaged semiconductor device of claim 10, wherein said second substrate comprises silicon.
16. The packaged semiconductor device claim 10, wherein at least one of said plurality of dielectric layers comprise a material having a k≧50.
17. The packaged semiconductor device claim 10, wherein said chip capacitor is on said surface of said first substrate.
18. The packaged semiconductor device claim 10, wherein said chip capacitor is embedded within said first substrate.
19. The packaged semiconductor device of claim 10, wherein said first and second patterns both further comprise at least one common overlaying area that is free of said electrically conductive material, wherein said common overlaying area that is free of said electrically conductive material is filled with said first electrically conductive material and is operable to provide a through via connection between said first electrically conductive interconnect material on a top surface of said first substrate to a second electrically conductive interconnect material on a bottom surface of said first substrate.
20. A method of assembling a packaged semiconductor device comprising a first board substrate, at least one integrated circuit die on said first substrate, and at least one chip capacitor die having first and second capacitor plates coupled to said integrated circuit die on or embedded within said first substrate, said first substrate having electrically conductive contact regions thereon, comprising:
dropping a pre-formed capacitor precursor on a surface of said first substrate or within said first substrate;
dropping said integrated circuit die on either of said first substrate;
if said pre-formed capacitor precursor lacks at least a first pair of vias for providing an electrical contact between capacitor plates of said chip capacitor, following said dropping said pre-formed capacitor precursor, forming at least a first pair of vias in said pre-formed capacitor precursor; and
filling said first pair of vias with an electrically conductive material to form said chip capacitor, wherein said filling of said vias provides an electrical contact between said first and second capacitor plates of said chip capacitor and said electrically conductive contact regions on said first substrate.
21. The method of claim 20, wherein said pre-formed capacitor precursor comprises:
a second substrate;
a plurality of electrically conductive material layers stacked on said second substrate, said plurality of electrically conductive material layers comprising first and second patterns, wherein said first patterns each comprise at least a first pair of overlaying areas free of said electrically conductive material, and said second patterns each comprise at least a second pair of overlaying areas free of said electrically conductive material, wherein said first pair of areas overlay areas of said second pattern having said electrically conductive material and said second pair of areas overlay areas of said first pattern having said electrically conductive material;
a plurality of dielectric layers including respective ones of said plurality of dielectric layers between neighboring ones of said plurality of metal layers; and
wherein said plurality of electrically conductive material layers are electrically isolated from one another by said dielectric layers.
22. The method of claim 21, wherein said second substrate comprises a printed circuit board (PCB) substrate having a plurality of laminate layers, wherein said method includes said forming step, said forming step comprising drilling.
23. The method of claim 22, wherein an entire one of said at least one of said plurality of laminate layers for said PCB is provided by said pre-formed capacitor precursor.
24. The method of claim 20, wherein said pre-formed capacitor precursor comprises at least one pre-formed capacitor precursor die.
25. The method of claim 20, wherein said second substrate comprises a printed circuit board (PCB) substrate having a plurality of laminate layers, and said pre-formed capacitor precursor die is embedded in at least one of said plurality of laminate layers.
26. The method of claim 21, wherein said second substrate comprises an integrated circuit substrate.
27. The method of claim 26, wherein said integrated circuit substrate comprises silicon.
28. The method of claim 21, wherein at least one of said plurality of dielectric layers comprise a material having a k≧50.
29. The method of claim 20, wherein said forming said vias comprises drilling.
30. The method of claim 29, wherein said drilling is guided at least in part by stored position data for said packaged semiconductor device.
31. The method of claim 29, wherein said drilling is guided at least in part by an on observable surface feature.
Description
    FIELD
  • [0001]
    Embodiments of the invention are related to integrated circuits (ICs), and particularly to chip capacitors and packaged semiconductors having one or more chip capacitors therein.
  • BACKGROUND
  • [0002]
    Packaged semiconductors can be embodied as single die packages or multi-chip packages. On example of single chip packages is a chip scale package (CSP).
  • [0003]
    Multichip packages include multichip modules (MCM) and System-in-a-Package or System in Package (SIP). As commonly used and defined herein, a plurality of die mounted on the same plane (e.g. the cavity substrate) is referred to as a MCM, whereas vertically stacked die stacking is referred to as a SIP.
  • [0004]
    The MCM or SIP performs all or most of the functions of an electronic system, such as the functions required by a cellular phone or music player. An exemplary SIP generally comprises several chips, such as a specialized processor, dynamic random access memory (DRAM), flash memory, and passive components, such as resistors, capacitors and in some case inductors, all mounted on the same substrate (e.g. a multi-layer printed circuit board (PCB)). This means that a complete functional unit can be built in a single multi-chip package, so that few external components are needed for system operation.
  • [0005]
    In certain applications, packaged semiconductors need high value capacitors, such as for power supply decoupling to minimize switching noise in certain electronic systems. To realize such high value capacitors, conventionally, an embedded capacitor is used. Conventional embedded capacitors are realized using a stack up structure comprising a plurality of stacked metal layers having dielectric layers therebetween and via connections between the metal layers formed on a conventional multi-layer PCB substrate, such as FR4 or BT.
  • SUMMARY
  • [0006]
    This Summary is provided to comply with 37 C.F.R. 1.73, requiring a summary of the invention briefly indicating the nature and substance of the invention. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims.
  • [0007]
    Conventional embedded stack up structure capacitors require an interconnect be formed between the metal stack up layers for each capacitor plate, and thus require a plurality of interconnect steps. In addition, a step is needed to electrically connect the stack up capacitor(s) to an electrically conducting (e.g. copper) layer on the PCB substrate (e.g. FR4). Therefore, the process to form conventional stack up structure capacitors involves a large number of processing steps. Moreover, the dielectric between the metal layers is generally the dielectric substrate material (e.g. FR4) which is known to have a relatively low dielectric constant, thus requiring a wide metal area to achieve reasonable capacitance values.
  • [0008]
    Embodiments of the present invention substantially solve the problems of incorporating discrete capacitors in the packaged semiconductor device by dropping a pre-formed capacitor precursor, which as defined herein is a multilevel metal structure having dielectric between the respective electrically conductive (e.g. metal) layers, but lacks electrical connection between the electrically conductive layers, onto a PCB substrate surface during assembly. The substrate surface can be a top or bottom surface of a multi-layer PCB, or embedded within one of the layers the multi-layer PCB.
  • [0009]
    The dielectric layers can be high k dielectric layers which helps limit the necessary area to realize a desired capacitance value. Alternatively, the dielectric layers can have a relatively low k value, but can provide high dielectric strength. After dropping one or more pre-formed capacitor precursors according to embodiments of the invention onto or into the substrate, the metal layers of respective plates of the pre-formed capacitor precursor are electrically connected by standard printed circuit board manufacturing comprising forming vias (e.g. by drilling holes) and filing the vias with an electrically conductive material (e.g. copper). The filled vias also serve the purpose of electrically connecting the capacitor plates to electrically conductive contact regions on the substrate material, and can be drilled and filled along with other vias on the PCB.
  • DESCRIPTION OF THE DRAWINGS
  • [0010]
    FIG. 1A is a cross sectional depiction of a chip capacitive precursor according to an embodiment of the invention.
  • [0011]
    FIG. 1B is a cross sectional depiction of a chip capacitive precursor according to another embodiment of the invention further comprising a feed through adapted structure for routing electrical connections through the capacitive precursor and the capacitor formed therefrom.
  • [0012]
    FIGS. 2A and B show exemplary designs for odd electrically conductive layers, such as the odd numbered layers shown in FIGS. 1A and B, and an exemplary design for even layers shown in FIGS. 1A and B, according to another embodiment of the invention.
  • [0013]
    FIG. 3A shows a depiction of a single capacitor precursor showing electrically conductive material free areas for accommodating drill holes or vias within for completing the chip capacitor during assembly processing.
  • [0014]
    FIG. 3B shows a depiction of a plurality of capacitive precursors on a common substrate that can be provided after dicing a larger structure, or in another embodiment as an un-diced structure, according to yet an embodiment of the invention.
  • [0015]
    FIG. 4 is a cross sectional depiction of a capacitor precursor following drilling to form vias, according to an embodiment of the invention.
  • [0016]
    FIG. 5A is a cross sectional depiction of a chip scale package (CSP) comprising an integrated circuit die and a pair of chip capacitors, according to an embodiment of the invention.
  • [0017]
    FIG. 5B is a cross sectional depiction of a system-in-package (SIP) comprising a plurality of integrated circuit die stacked on one another having a dielectric material therebetween. At least one of the integrated circuit die coupled to chip capacitors according to an embodiment of the invention is disposed on a PCB surface.
  • [0018]
    FIG. 6A is a cross sectional depiction of a multi-chip module (MCM) comprising a plurality of integrated circuit die arranged on a surface of a multi-layer PCB substrate. The integrated circuit die are each coupled to diced embedded capacitors, according to an embodiment of the invention.
  • [0019]
    FIG. 6B is a cross sectional depiction of a multi-chip module (MCM) comprising a plurality of integrated circuits arranged on a surface of a multi-layer PCB substrate. The integrated circuit die are each coupled to embedded chip capacitors, wherein the embedded capacitors occupy an entire layer of the PCB, according to an embodiment of the invention.
  • [0020]
    FIG. 7A-D provide steps with respective cross sectional views for an exemplary method according to an embodiment of the invention for assembling a packaged semiconductor having embedded capacitors.
  • DETAILED DESCRIPTION
  • [0021]
    The present invention is described with reference to the attached figures, wherein like reference numerals are used throughout the figures to designate similar or equivalent elements. The figures are not drawn to scale and they are provided merely to illustrate the instant invention. Several aspects of the invention are described below with reference to example applications for illustration. It should be understood that numerous specific details, relationships, and methods are set forth to provide a full understanding of the invention. One having ordinary skill in the relevant art, however, will readily recognize that the invention can be practiced without one or more of the specific details or with other methods. In other instances, well-known structures or operations are not shown in detail to avoid obscuring the invention. The present invention is not limited by the illustrated ordering of acts or events, as some acts may occur in different orders and/or concurrently with other acts or events. Furthermore, not all illustrated acts or events are required to implement a methodology in accordance with the present invention.
  • [0022]
    As defined herein, a chip capacitor is a multilayer monolithic capacitor constructed in chip form, with metallized terminations for each plate of the capacitor to facilitate direct bonding on hybrid integrated circuits, such as those built on PCB substrates. As described above, one or more preformed chip capacitor precursors are first fabricated. Precursors become completed capacitors during assembly by placing/dropping the capacitive precursor on a PCB substrate surface or on a internal layer of a multi-layer PCB laminate substrate using conventional assembly processing including drilling vias and filling the vias with an electrically conductive material (e.g. copper). To avoid confusion, as used herein, the process to form the capacitive precursor is referred to as fabrication, while the processing to convert the capacitor precursor to the chip capacitor after dropping onto the board substrate is referred to herein as part of assembly processing.
  • [0023]
    In one embodiment of the invention, the substrate for the precursor capacitor can be a PCB substrate, such as FR4 or BT, or a ceramic substrate, wherein one or more preformed chip capacitor precursors are generally preformed using a fabrication process comprising conventional PCB manufacturing techniques. The capacitor precursor fabricated becomes a chip capacitor during assembly by dropping the precursor into or onto a board and electrically connecting the electrically conducting (e.g. metal) layers together associated with each of the respective capacitor plates. In one embodiment, the capacitor precursor becomes a chip capacitor in the assembly process using standard PCB manufacturing comprising forming vias (e.g. by drilling holes in the capacitor precursor) and filing the vias with an electrically conductive material (e.g. copper). The filled vias can also serve the purpose of electrically connecting the capacitor plates to electrically conductive contact regions on the board substrate, and in one embodiment are be drilled and filled along with other vias on the substrate.
  • [0024]
    In another embodiment of the invention, the substrate for the capacitive precursor to be fabricated can be an integrated circuit substrate (e.g. silicon wafer). In this embodiment, a plurality of chip capacitor precursors are generally simultaneously fabricated using conventional integrated circuit fabrication techniques (e.g. metal and dielectric deposition, and etching). The chip precursor fabrication process can optionally include the formation of through substrate vias (TSVs). As with the PCB substrate fabrication embodiment for the chip capacitor precursor, the fabricated integrated circuit substrate-based capacitor precursor is dropped into (in the case of embedded) or onto a board substrate surface and has its metal layers associated with respective plates of the capacitor electrically coupled by filing the vias with an electrically conductive material (e.g. copper). The filled vias can also serve the purpose of electrically connecting the capacitor plates to electrically conductive contact regions on the board substrate, and can be filled along with other vias on the board substrate.
  • [0025]
    FIG. 1A is a cross sectional depiction of a chip capacitive precursor 100 according to an embodiment of the invention. Capacitive precursor 100 comprises a substrate 105, and a plurality of electrically conducting layers (e.g. metal comprising or N+ or P+ layers) 111-118 and dielectric layers 101-107 thereon including respective dielectric layers between neighboring ones of the plurality of electrically conducting (e.g. metal comprising or P+ or N+) layers 111-118 for electrical isolation therebetween. In one embodiment, the plurality of electrically conducting layers 111-118 can comprise alternating first and second patterns, such as pattern 200 shown in FIG. 2A and pattern 250 shown in FIG. 2B. Layers 112, 114, 116 and 118 provide a first pattern or first patterns which each include electrically conducting material-free areas 120 which overlay electrically conducting layers 111, 113, 115 and 117. Layers 111, 113, 115 and 117 provide a second pattern or second patterns which each include electrically conductive material-flee areas 119 which overlay metal comprising areas of the first pattern in layers 112, 114, 116, and 118. Capacitive precursor 100 does not have any electrical connection between any of the electrically conducting layers 111-118.
  • [0026]
    As described below, during assembly, further processing is performed on capacitive precursor 100, including at least via filling. After dropping the capacitive precursor 100 on a surface of or to be embedded within a layer of a multilayer PCB (e.g. FR4), a first via is formed in area 119 and a second via is formed in area 120, wherein the vias are generally filled in assembly with a metal comprising material (e.g. plated with copper) to complete the chip capacitor. In the completed chip capacitor, filled vias formed in areas 119 and 120 are used to electrically connect together layers 112, 114, 116, and 118 and 111, 113, 115 and 117, which serves as a first capacitor plate and a second capacitor plate, respectively.
  • [0027]
    As noted above, in one embodiment, substrate 105 can be a multi-layer PCB substrate, such as polymer-based FR4 or BT, or a ceramic-based substrate. In this embodiment, the chip capacitor precursor 100 is generally fabricated using a stack up structure having a dielectric adhesive material placed between the respective PCR layers, using conventional PCB manufacturing techniques (e.g. drilling, filling). In another embodiment, substrate 105 is a conventional integrated circuit substrate (e.g. silicon wafer), wherein the chip capacitor or chip capacitors is/are generally fabricated using conventional integrated circuit fabrication techniques (e.g. deposition of dielectric and metal and etching (e.g. plasma etching or RIE).
  • [0028]
    The dielectric layers 101-107 can comprise a variety of dielectric materials. In certain embodiments, such as for certain embodiments of the laminate embodiment for the capacitive precursor, the dielectric material is that of the PCB board, such as FR4 or BT (k of about 4.2 to 4.8). In another embodiment, the dielectric layer comprises a material having a k≧50, such as BNZ (Bi—Nb—Zn) which provides a k value of about 170-220. In yet another embodiment, the dielectric material is a high dielectric strength material, particularly for high voltage applications. FIG. 1B is a cross sectional depiction of a chip capacitive precursor 150 according to an embodiment of the invention further comprising a feed through adapted structure 123 for routing electrical connections (e.g. pin routing) through the capacitive precursor and the capacitor formed therefrom. For example, the electrically conductive material free common area defined by structure 123 can be used for a pin routing interconnect that goes through the capacitor structure, but is otherwise unrelated to the capacitive precursor or later completed capacitive structure. The area of the structure 123 should generally be in the range of from 0.05 to 0.5 mm, such as 0.1 to 0.3 mm and the region around the drilled region designed to allow clearance and tolerancing for drill processing. The region around the drilled region generally includes a larger diameter via landing area (e.g. 2 times the drill diameter).
  • [0029]
    FIGS. 2A and 2B show exemplary designs 200 and 250, respectively, for odd electrically conducting layers, such as layers 111, 113, 115 and 117, and even layers, such as layers 112, 114, 116 and 118. Layers 111, 113, 115 and 117 which will form one plate of the chip capacitor (after assembly) can use the pattern (e.g. metal pattern) shown in FIG. 2A, using any one (or more than one) of the electrically conductive material free areas 120. Similarly, layers 112, 114, 116 and 118 which will form the other plate of the chip capacitor (after assembly) can use the pattern (e.g. metal pattern) shown in FIG. 2B, using any one (or more than one) of the electrically conductive material free areas 119. For the stack up embodiment, the area of the electrically conductive material free areas 119 and 120 are generally large enough to accommodate drill holes within. The exemplary designs shown in FIGS. 2A and 2B include optional feed through adapted structure 123 for routing electrical connections through the capacitive precursor and the capacitor formed therefrom.
  • [0030]
    In one embodiment, the electrically conductive material (e.g. metal) patterns, and the locations of electrically conductive material free areas 119 and 120 and optionally electrically conductive material free area 123 can be designed to match an intended metal interconnect pattern on the board substrate the capacitive precursor will be dropped onto. As described below relative to FIG. 3B, the capacitive precursor can comprise a plurality of capacitive precursors on a common substrate 350. In this embodiment, the location of the electrically conductive material free areas 119 and 120 and optionally electrically conductive material-free area 123 for each capacitor precursor can be designed to match an intended metal interconnect pattern on the board substrate, in which each of the capacitive precursors will be dropped onto.
  • [0031]
    The fabricated capacitive precursor can be diced into structures comprising single capacitor precursors, diced into structures comprising a plurality of capacitive precursors, or a combination of single capacitor precursors and a plurality of capacitive precursors. FIG. 3A shows a depiction of a single capacitor precursor 300 showing electrically conductive material-free areas 119 and 120 for accommodating drill holes within. Typically, following fabrication, a plurality of single capacitor precursors 300 are generated by dicing. FIG. 3B shows a depiction of a plurality of capacitive precursors on a common substrate 350 that can be provided after dicing a larger structure (e.g. including other capacitive precursors), or in another embodiment as an un-diced structure. Capacitive precursor 350 comprises five (5) capacitor precursors 301, 302 and 303, 304 and 305, each showing electrically conductive material free areas 119 and 120 for accommodating drill holes within. Capacitive precursors 304 and 305 include optional feed through adapted structure 123 for routing electrical connections through the capacitive precursor and the capacitor formed therefrom.
  • [0032]
    FIG. 4 is a cross sectional depiction of a capacitor precursor 400 following drilling or etching in the case of TSV processing to form vias 119 and 120. In one embodiment, a multi-layer laminate is fabricated using a substrate layer stack up process. Vias 119 and 120 are shown extending from top to bottom of capacitor precursor 400. Following dropping onto a board during assembly, the vias are generally plated with a metal (e.g. copper) which connects the respective metal layers for each plate of the chip capacitor, and the chip capacitor to an electrically conductive trace on the board substrate.
  • [0033]
    FIG. 5A is a cross sectional depiction of a chip scale package (CSP) 500 comprising an integrated circuit die 502. CSP 500 comprises a first substrate 520, such as multi-layer laminate PCB substrate having dielectric adhesive between the respective e layers, and a first metal comprising interconnect material 506 on the top and bottom surface of first substrate 520. Vias through first substrate 520 which are present are not shown for simplicity. CSP 500 includes bond wires 532, mold compound 538, and solder balls 546. Chip capacitors according to an embodiment of the invention 528, such as formed in assembly by capacitor precursors 400 shown in FIG. 4 to form vias and filling the resulting vias with a metal (e.g. copper) are shown on the top surface and the bottom surface of the first substrate 520. As known in the art, drilling can comprise conventional mechanical drilling or laser drilling methods or the like. In one embodiment the chip capacitor 528 comprises a decoupling capacitor connected a power supply terminal for the die 502 and a ground for the die 502.
  • [0034]
    FIG. 5B is a cross sectional depiction of a system-in-package (SIP) 550 comprising a 3 die SIP configuration employing both wirebonding and flip chip bonding. SIP 550 comprises a first substrate 520, such as multi-layer PCB substrate having dielectric adhesive between the substrate layers, and a first metal comprising interconnect material (not shown) on the first substrate 520. A plurality of integrated circuit die shown as die 1, die 2 and die 3 are stacked on one another. SIP 500 includes bond wires 532, mold compound 538, flip-chip balls 542 and solder balls 546. Chip capacitors according to an embodiment of the invention 528, such as formed in assembly by drilling capacitor precursors 400 shown in FIG. 4 to form vias and filling the resulting vias with a metal (e.g. copper) are shown on the top surface and the bottom surface of the first substrate 520. In one embodiment the chip capacitor 528 comprises a decoupling capacitor connected a power supply terminal for the SIP and a ground for the SIP.
  • [0035]
    FIG. 6A is a cross sectional depiction of a multi-chip module (MCM) 600 comprising a plurality of integrated circuits 601 and 602 arranged on a surface of a multi-layer PCB substrate 620. The integrated circuit die are each coupled to respective diced embedded capacitors 611 and 612 which are disposed on the second layer of the substrate 620, according to an embodiment of the invention. Since embedded capacitors are pre-fabricated as described above, embedded capacitors 611 and 612 can include a high k dielectric material. The layers of the substrate 620 can comprise a dielectric material, such as FR4. Through drilled vias 618 filled with a metal (e.g. copper) couple metal 621 on the topside of the substrate 620 to metal 622 on the bottom side of the substrate and complete the precursor capacitor to become chip capacitors. The die 601 and 602 are shown coupled to chip capacitors 611 and 612, respectively.
  • [0036]
    FIG. 6B is a cross sectional depiction of a multi-chip module (MCM) 650 comprising a plurality of integrated circuits 651 and 652 arranged on a surface of a multi-layer PCB substrate 620. The integrated circuit die are each coupled to embedded chip capacitors according to an embodiment of the invention 661, 662, 663, wherein the embedded capacitors occupy an entire layer of the PCB, the according to an embodiment of the invention. A metal filled through drilled via 671 is shown which provides an electrical connection between the metal 621 on the top of the substrate and the metal 622 on the bottom of the substrate.
  • [0037]
    FIG. 7A-D provide steps with respective cross sectional views for an exemplary method according to an embodiment of the invention for assembling a packaged semiconductor having embedded capacitors positioned within a layer of a multi-layer PCB substrate. The exemplary packaged semiconductor is the MCM 600 shown in FIG. 6A. FIG. 7A shows a multilayer PCB substrate having cut out regions formed by removing board material in a portion of a layer of a multilayer laminate substrate. FIG. 7B shows a generally planar structure after dropping diced precursor capacitors according to an embodiment of the invention into the cut out regions. FIG. 7C shows the structure after constructing a build up layer including a surface pre-preg layer. FIG. 7D shows the resulting structure after drilling to form vias which when filled will provide electrical contact to plates of the embedded capacitor components. After metallization to fill the vias and form the top side metal on the substrate, dies are attached, and bond wires placed, result in the formation of MCM 600 shown in FIG. 6A.
  • [0038]
    An exemplary method of assembling a packaged semiconductor according to an embodiment of the invention having one or more chip capacitors in a top or bottom surface of a PCB substrate is now described. The packaged semiconductor comprises a PCB substrate, at least one integrated circuit on the PCB substrate, and at least one chip capacitor die having first and second capacitor plates coupled to the integrated circuit on the PCB substrate. The first substrate can be multi-layer PCB and have electrically conductive contact regions thereon, generally on its top and bottom surface. The method comprises dropping at least one pre-formed capacitor precursor die according to an embodiment of the invention and the integrated circuit die on the same or opposite sides of the PCB substrate. If the pre-formed capacitor precursor die lacks at least a first pair of vias for providing an electrical contact between capacitor plates of the chip capacitor, following dropping, at least a first pair of vias are formed in the pre-formed capacitor precursor die. The first pair of vias are then filled with an electrically conductive material (e.g. plated with copper) to form the chip capacitor, wherein the filling of the vias provides both an electrical contact between the capacitor plates of the chip capacitor and the electrically conductive contact regions on the top and generally also the bottom surface of the PCB substrate.
  • [0039]
    In one embodiment, alignment for the drill process to form the vias can be an automated “blind” process. The blind alignment process is generally needed in the case of embedded capacitors according to embodiments of the invention. Positioning data for the particular packaged semiconductor device including lateral and optionally vertical coordinates relative to some reference on the PCB (a particular corner of the board or a bushing in the board) for mechanical alignment to the via landing locations for the respective capacitive precursors is stored. Drilling can proceed to drill the via landing locations based on the stored positioning data. Drilling can be guided to the proper depth based on vertical position coordinates.
  • [0040]
    In another embodiment of the invention, the drill process to form the vias can be a “sighted” process based at least in part on observable surface features. The sighted process is generally possible when chip capacitor precursors according to embodiments of the invention are dropped on the top or bottom of the board. As with the blind process described above, drilling can be guided to the proper depth based on stored vertical position coordinates.
  • [0041]
    Depending on application, capacitive precursors according to embodiments of the invention can be standardized designs or custom designed. In the case of custom designs, given a desired capacitance value, area available, and placement on or embedded in a board, custom capacitor precursors can be designed to provide the desired capacitance value.
  • [0042]
    While various embodiments of the present invention have been described above, it should be understood that they have been presented by way of example only, and not limitation. Numerous changes to the disclosed embodiments can be made in accordance with the disclosure herein without departing from the spirit or scope of the invention. Thus, the breadth and scope of the present invention should not be limited by any of the above described embodiments. Rather, the scope of the invention should be defined in accordance with the following claims and their equivalents.
  • [0043]
    Although the invention has been illustrated and described with respect to one or more implementations, equivalent alterations and modifications will occur to others skilled in the art upon the reading and understanding of this specification and the annexed drawings. In particular regard to the various functions performed by the above described components (assemblies, devices, circuits, systems, etc.), the terms (including a reference to a “means”) used to describe such components are intended to correspond, unless otherwise indicated, to any component which performs the specified function of the described component (e.g., that is functionally equivalent), even though not structurally equivalent to the disclosed structure which performs the function in the herein illustrated exemplary implementations of the invention. In addition, while a particular feature of the invention may have been disclosed with respect to only one of several implementations, such feature may be combined with one or more other features of the other implementations as may be desired and advantageous for any given or particular application. Furthermore, to the extent that the terms “including”, “includes”, “having”, “has”, “with”, or variants thereof are used in either the detailed description and/or the claims, such terms are intended to be inclusive in a manner similar to the term “comprising.”
  • [0044]
    The Abstract of the Disclosure is provided to comply with 37 C.F.R. 1.72(b), requiring an abstract that will allow the reader to quickly ascertain the nature of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the following claims.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US3394386 *Sep 12, 1966Jul 23, 1968Vitramon IncMethod of calibrating electrical components
US4864465 *May 10, 1988Sep 5, 1989The United States Of AmericaViad chip capacitor and method for making same
US5745334 *Mar 25, 1996Apr 28, 1998International Business Machines CorporationCapacitor formed within printed circuit board
US5972053 *Jan 28, 1998Oct 26, 1999International Business Machines CorporationCapacitor formed within printed circuit board
US6072690 *Jan 15, 1998Jun 6, 2000International Business Machines CorporationHigh k dielectric capacitor with low k sheathed signal vias
US6327134 *Oct 4, 2000Dec 4, 2001Murata Manufacturing Co., Ltd.Multi-layer capacitor, wiring board, and high-frequency circuit
US6344961 *Feb 28, 2000Feb 5, 2002Murata Manufacturing Co., LtdMulti-layer capacitator, wiring substrate, decoupling circuit, and high-frequency circuit
US6351369 *Feb 28, 2000Feb 26, 2002Murata Manufacturing Co., LtdMulti-layer capacitor, wiring substrate, decoupling circuit, and high-frequency circuit
US6407907 *Jul 6, 2000Jun 18, 2002Tdk CorporationMultilayer ceramic capacitor
US6556420 *May 31, 2000Apr 29, 2003Murata Manufacturing Co., Ltd.Wiring connection structure of laminated capacitor and decoupling capacitor, and wiring board
US6678145 *Mar 27, 2002Jan 13, 2004Murata Manufacturing Co., Ltd.Wiring connection structure of laminated capacitor and decoupling capacitor, and wiring board
US6794729 *Mar 1, 2002Sep 21, 2004Nec CorporationStacked capacitor and method of forming the same as well as semiconductor device using the same and circuit board using the same
US6801422 *Dec 28, 1999Oct 5, 2004Intel CorporationHigh performance capacitor
US6847527 *Jul 19, 2002Jan 25, 20053M Innovative Properties CompanyInterconnect module with reduced power distribution impedance
US6888218 *Oct 10, 2001May 3, 2005The Raytheon CompanyEmbedded capacitor multi-chip modules
US6905936 *Aug 12, 2004Jun 14, 2005Ngk Spark Plug Co., Ltd.Multi-layer capacitor and method for producing the same
US7049692 *Jan 26, 2004May 23, 2006Fujitsu LimitedStacked semiconductor device
US7149072 *Nov 1, 2005Dec 12, 2006Samsung Electro-Mechanics Co., Ltd.Multilayered chip capacitor array
US7164197 *Jun 19, 2003Jan 16, 20073M Innovative Properties CompanyDielectric composite material
US7247932 *May 19, 2000Jul 24, 2007Megica CorporationChip package with capacitor
US7345246 *Feb 9, 2006Mar 18, 2008Ngk Spark Plug Co., Ltd.Wiring board and capacitor to be built into wiring board
US7645675 *Jan 13, 2006Jan 12, 2010International Business Machines CorporationIntegrated parallel plate capacitors
US7742276 *Dec 4, 2007Jun 22, 2010Industrial Technology Research InstituteWiring structure of laminated capacitors
US7742314 *Aug 31, 2006Jun 22, 2010Ngk Spark Plug Co., Ltd.Wiring board and capacitor
US7889509 *Aug 31, 2006Feb 15, 2011Ngk Spark Plug Co., Ltd.Ceramic capacitor
US7893359 *Sep 6, 2006Feb 22, 2011Industrial Technology Research InstituteEmbedded capacitor core having a multiple-layer structure
US7894202 *Aug 9, 2007Feb 22, 2011Murata Manufacturing Co., Ltd.Multilayer capacitor
US7936567 *Apr 23, 2008May 3, 2011Ngk Spark Plug Co., Ltd.Wiring board with built-in component and method for manufacturing the same
US20020027773 *Apr 5, 1999Mar 7, 2002Howard L. DavidsonSub-package bypass capacitor mounting for an array packaged integrated circuit
US20020158307 *Apr 9, 2001Oct 31, 2002Kazuyoshi HondaLaminated body, capacitor, electronic part, and method and device for manufacturing the laminated body, capacitor, and electronic part
US20060198079 *Dec 29, 2005Sep 7, 2006Samsung Electro-Mechanics Co., Ltd.Embedded multilayer chip capacitor and printed circuit board having the same
US20070289771 *May 30, 2007Dec 20, 2007Hideki OsakaSemiconductor device
US20080239685 *Mar 27, 2008Oct 2, 2008Tadahiko KawabeCapacitor built-in wiring board
US20080251285 *Apr 10, 2008Oct 16, 2008Motohiko SatoCapacitor and wiring board including the capacitor
US20080258259 *Apr 22, 2008Oct 23, 2008Hideki OsakaSemiconductor chip and semiconductor device
US20080277150 *Apr 23, 2008Nov 13, 2008Ngk Spark Plug Co., Ltd.Wiring board with built-in component and method for manufacturing the same
US20090266594 *Aug 12, 2008Oct 29, 2009Ibiden Co., Ltd.Wiring substrate and method of manufacturing the same
US20100134951 *Sep 21, 2009Jun 3, 2010Greatbatch Ltd.Electromagnetic interference filter and method for attaching a lead and/or a ferrule to capacitor electrodes
US20100163290 *Oct 27, 2009Jul 1, 2010Ibiden Co., Ltd.Printed wiring board and method for manufacturing the same
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US8053362 *Jun 17, 2008Nov 8, 2011Dongbu Hitek Co., Ltd.Method of forming metal electrode of system in package
US8129833 *Oct 27, 2009Mar 6, 2012Samsung Electronics Co., Ltd.Stacked integrated circuit packages that include monolithic conductive vias
US8216936 *Oct 21, 2010Jul 10, 2012Xilinx, Inc.Low capacitance electrical connection via
US8319329Jan 26, 2012Nov 27, 2012Samsung Electronics Co., Ltd.Stacked integrated circuit package having recessed sidewalls
US9257834Feb 13, 2015Feb 9, 2016The Silanna Group Pty Ltd.Single-laminate galvanic isolator assemblies
US9299691Nov 27, 2013Mar 29, 2016Enpirion, Inc.Semiconductor device including alternating source and drain regions, and respective source and drain metallic strips
US9443839Nov 27, 2013Sep 13, 2016Enpirion, Inc.Semiconductor device including gate drivers around a periphery thereof
US9508785Mar 27, 2015Nov 29, 2016Altera CorporationSemiconductor device including a resistor metallic layer and method of forming the same
US9509217Apr 20, 2015Nov 29, 2016Altera CorporationAsymmetric power flow controller for a power converter and method of operating the same
US9536938Mar 27, 2015Jan 3, 2017Altera CorporationSemiconductor device including a resistor metallic layer and method of forming the same
US9553081Nov 27, 2013Jan 24, 2017Enpirion, Inc.Semiconductor device including a redistribution layer and metallic pillars coupled thereto
US9615452 *May 10, 2013Apr 4, 2017Cree Fayetteville, Inc.Silver filled trench substrate for high power and/or high temperature electronics
US9627028Sep 2, 2014Apr 18, 2017Enpirion, Inc.Power converter for a memory module
US9673192Mar 27, 2015Jun 6, 2017Altera CorporationSemiconductor device including a resistor metallic layer and method of forming the same
US9680008Apr 15, 2014Jun 13, 2017Empirion, Inc.Laterally diffused metal oxide semiconductor device and method of forming the same
US20080318410 *Jun 17, 2008Dec 25, 2008Jong-Taek HwangMethod of forming metal electrode of system in package
US20100109164 *Oct 27, 2009May 6, 2010Samsung Electronics Co., Ltd.Stacked integrated circuit package fabrication methods that use vias formed and filled after stacking, and related stacked integrated circuit package structures
US20130322029 *May 30, 2012Dec 5, 2013Dror HurwitzMultilayer electronic structure with integral faraday shielding
US20150380167 *Jun 17, 2015Dec 31, 2015Samsung Electro-Mechanics Co., Ltd.Thin film type capacitor element and method of manufacturing the same
US20170200559 *Mar 6, 2017Jul 13, 2017Samsung Electro-Mechanics Co., Ltd.Thin film type capacitor element and method of manufacturing the same
CN103426863A *May 20, 2013Dec 4, 2013国际商业机器公司Via structure for three-dimensional circuit integration and method for forming the same
Legal Events
DateCodeEventDescription
Jul 3, 2008ASAssignment
Owner name: TEXAS INSTRUMENTS INCORPORATED,TEXAS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AZUMA, CHIKARA;REEL/FRAME:021198/0573
Effective date: 20080523