US20100314149A1 - Hermetically-sealed electrical circuit apparatus - Google Patents
Hermetically-sealed electrical circuit apparatus Download PDFInfo
- Publication number
- US20100314149A1 US20100314149A1 US12/569,431 US56943109A US2010314149A1 US 20100314149 A1 US20100314149 A1 US 20100314149A1 US 56943109 A US56943109 A US 56943109A US 2010314149 A1 US2010314149 A1 US 2010314149A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- connection surface
- circuit device
- planar connection
- seal portions
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/144—Stacked arrangements of planar printed circuit boards
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
- H01L23/3185—Partial encapsulation or coating the coating covering also the sidewalls of the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/564—Details not otherwise provided for, e.g. protection against moisture
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0296—Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
- H05K1/0298—Multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05541—Structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/808—Bonding techniques
- H01L2224/80894—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
- H01L2224/80895—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces between electrically conductive surfaces, e.g. copper-copper direct bonding, surface activated bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/808—Bonding techniques
- H01L2224/80894—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
- H01L2224/80896—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces between electrically insulating surfaces, e.g. oxide or nitride layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/80986—Specific sequence of steps, e.g. repetition of manufacturing steps, time sequence
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81894—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83894—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01032—Germanium [Ge]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15788—Glasses, e.g. amorphous oxides, nitrides or fluorides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/04—Assemblies of printed circuits
- H05K2201/041—Stacked PCBs, i.e. having neither an empty space nor mounted components in between
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49147—Assembling terminal to base
Definitions
- the disclosure herein relates to hermetically-sealed electrical circuit apparatus, and further to fabrication methods for constructing such apparatus.
- Electrical circuits include many types of active and passive devices (e.g., transistors, capacitors, resistors, etc.) that may be subject to damage from moisture (e.g., corrosion and functional changes to the system). For example, moisture may affect the operation and performance of circuitry, such as sensitive circuits used in implantable medical devices (e.g., sensor circuitry, pacing circuitry, timing circuitry, etc.).
- active and passive devices e.g., transistors, capacitors, resistors, etc.
- moisture e.g., corrosion and functional changes to the system.
- moisture may affect the operation and performance of circuitry, such as sensitive circuits used in implantable medical devices (e.g., sensor circuitry, pacing circuitry, timing circuitry, etc.).
- the bottom substrate in many semiconductor devices e.g., silicon
- materials commonly employed in fabricating further layers above the substrate provide a path for moisture to enter from the top and/or sides of the die, e.g., after die separation.
- certain commonly employed insulator materials such as silicon dioxide (SiO 2 ) may be penetrated by moisture.
- the disclosure herein relates generally to hermetically-sealed electrical circuit apparatus, and methods of fabrication of such apparatus.
- semiconductor substrates and semiconductor fabrication techniques may be used to provide a hermetic enclosure around a circuit device (e.g., a die that includes circuitry).
- the electrical circuit apparatus includes a first portion, a second portion, at least one circuit, and one or more seal portions.
- the first portion includes a planar connection surface, a substrate provided from a wafer (e.g., the substrate includes a substrate surface opposite the planar connection surface) and at least one side surface extending between the substrate surface and the planar connection surface.
- the second portion includes a planar connection surface, a substrate provided from a wafer (e.g., the substrate comprises a substrate surface opposite the planar connection surface), and at least one side surface extending between the substrate surface and the planar connection surface.
- the planar connection surface of the first portion is bonded to the planar connection surface of the second portion to form an interface defining at least one interface edge about the perimeter of the interface between the planar connection surfaces of the first portion and the second portion.
- the at least one circuit device includes electrical circuitry. Further, the at least one circuit device is encompassed by at least portions of the first portion and the second portion. The one or more seal portions cover at least the at least one interface edge of the interface to restrict moisture from ingressing into the apparatus.
- One exemplary method disclosed herein includes providing at least one electrical circuit apparatus.
- the method includes providing a first portion, providing a second portion, and providing at least one circuit device comprising electrical circuitry.
- the first portion includes a planar connection surface, a substrate provided from a wafer (e.g., the substrate comprises a substrate surface opposite the planar connection surface), and at least one side surface extending between the substrate surface and the planar connection surface.
- the second portion includes a planar connection surface, a substrate provided from a wafer (e.g., the substrate comprises a substrate surface opposite the planar connection surface), and at least one side surface extending between the substrate surface and the planar connection surface.
- the method further includes coupling the planar connection surface of the first portion to the planar connection surface of the second portion to form an interface defining at least one interface edge about the perimeter of the interface between the planar connection surfaces of the first portion and the second portion. After such coupling, the at least one circuit device is encompassed by at least portions of the first portion and the second portion.
- the method further includes providing one or more seal portions covering at least the at least one interface edge of the interface to restrict moisture from ingressing into the apparatus.
- FIGS. 1A-1C are illustrative cross-sectional side views generally depicting a method for fabricating one exemplary embodiment of a hermetically-sealed electrical circuit apparatus.
- FIG. 2A is an illustrative cross-sectional view of one exemplary embodiment of an electrical circuit apparatus such as generally shown in FIGS. 1A-1C .
- FIG. 2B is an illustrative cross-sectional view of another exemplary embodiment of an electrical circuit apparatus such as generally shown in FIGS. 1A-1C .
- FIG. 2C is an illustrative cross-sectional view of still another exemplary embodiment of an electrical circuit apparatus such as generally shown in FIGS. 1A-1C .
- FIG. 2D is an illustrative cross-sectional view of yet still another exemplary embodiment of an electrical circuit apparatus such as generally shown in FIGS. 1A-1C .
- FIG. 3A is an illustrative cross-sectional view of one exemplary embodiment of an electrical circuit apparatus, such as generally shown in FIGS. 1A-1C , including first and second portions having different sizes.
- FIG. 3B is an illustrative cross-sectional view of another exemplary embodiment of an electrical circuit apparatus, such as generally shown in FIGS. 1A-1C , including first and second portions having different sizes.
- FIGS. 1-3 Exemplary apparatus, and methods of constructing such apparatus, shall be described with reference to FIGS. 1-3 . It will be apparent to one skilled in the art that elements from one embodiment may be used in combination with elements of the other embodiments, and that the possible embodiments of such apparatus using combinations of features set forth herein is not limited to the specific embodiments shown in the Figures and/or described herein. Further, it will be recognized that the embodiments described herein may include many elements that are not necessarily shown to scale. Still further, it will be recognized that the size and shape of various elements herein may be modified but still fall within the scope of the present disclosure, although one or more shapes and/or sizes, or types of elements, may be advantageous over others.
- FIGS. 1A-1C show illustrative cross-sectional views generally depicting a method for fabricating one exemplary embodiment of a hermetically-sealed electrical circuit apparatus 10 (see FIG. 1C ) including at least one circuit device 90 .
- the method may include providing a first portion 20 and a second portion 40 .
- Wafer scale fabrication techniques may be used to provide each of the first and second portions 20 , 40 .
- each of the first portion 20 and the second portion 40 includes a substrate 22 , 42 , respectively, provided from or as a part of a wafer (e.g., a portion of any size and shape of substrate usable in wafer scale fabrication processes, such as a circular silicon wafer, a glass substrate, a plastic substrate, etc.).
- a wafer e.g., a portion of any size and shape of substrate usable in wafer scale fabrication processes, such as a circular silicon wafer, a glass substrate, a plastic substrate, etc.
- multiple portions may be fabricated on a wafer (e.g., the first portions on a first wafer and the second portions on a second wafer).
- the fabrication of each of the portions may be initiated with use of a wafer substrate (e.g., a semiconductor, conductor, or insulator substrate wafer).
- the wafer substrate is a doped semiconductor wafer substrate (e.g., doped to either a bulk n-type or p-type wafer), such as those used as the base substrate for microelectronic devices (e.g., substrates built in and over using one or more microfabrication process steps such as doping, ion implantation, etching, deposition of various materials, and photolithographic patterning processes).
- the wafer is a silicon wafer.
- the substrate may be formed of one or more materials other than semiconductor material, such as a glass substrate, wherein the substrate includes a metal film.
- the first portion 20 may include a substrate 22 provided from or as a part of a wafer and the second portion 40 may include a substrate 42 provided from or as a part of a wafer.
- the substrate 22 may include a substrate surface 23 located opposite a connection surface 25 of the first portion 20 .
- the first portion 20 further includes one or more layers 24 formed on the substrate 22 terminating at the connection surface 25 (e.g., a planar connection surface, a connection surface orthogonal to the at least one side surface 21 , etc.).
- the first portion 20 includes at least one side surface 21 (e.g., one side surface, four side surfaces, etc.) extending between the substrate surface 23 and the connection surface 25 (e.g., defined by the substrate 22 and the one or more layers 24 ).
- the second portion 40 may only include a substrate (e.g., substrate 42 ).
- the second portion 40 is substantially similar to the first portion 20 .
- the substrate 42 may include a substrate surface 43 located opposite a connection surface 45 of the second portion 40 .
- the second portion 40 may further include one or more layers 44 formed on the substrate 42 terminating at the connection surface 45 (e.g., a planar connection surface, a connection surface orthogonal to the at least one side surface 41 ).
- the second portion 40 may include at least one side surface 41 (e.g., one side surface, four side surfaces, etc.) extending between the substrate surface 43 and the connection surface 45 (e.g., defined by the substrate 42 and the one or more layers 44 ).
- connection surfaces 25 , 45 which may be defined at least partly by one or more layers; may include oxide material.
- oxide material may be oxide material formed, deposited or grown as part of one or more processing steps (e.g., oxides such as borophosphosilicate glass, silicon dioxide, native oxide, etc.).
- the apparatus 10 may include one or more circuit devices 90 (e.g., at least one circuit device 90 ) encompassed by (e.g., within, surrounded by, etc.) at least portions of the first and the second portions 20 , 40 .
- the first portion 20 and/or the second portion 40 may be processed to form one or more circuit devices 90 by fabricating (e.g., using any known fabrication processes including deposition, patterning, and/or etching) the one or more circuit device 90 within the one or more layers 24 , 44 fowled on the substrates 22 , 42 .
- the one or more circuit devices 90 may be formed as part of the one or more layers 24 , 44 of the first and second portions 20 , 40 , respectively.
- the first and second portions 20 , 40 may further include one or more contact pads 30 , 50 , respectively, electrically coupled to the one or more circuit devices 90 using one or more interconnects 32 , 52 (represented schematically with dashed lines) and located at the connection surfaces 25 , 45 .
- the contact pads 30 , 50 are electrically coupled to each other such that the one or more circuit devices 90 are electrically coupled to each other.
- the apparatus 10 may include one or more additional interconnects extending between the circuit devices 90 and any other surface (e.g., outside surface) or any other location of the apparatus 10 for any purpose.
- first and second portions 20 , 40 may define a cavity and at least one of the one or more circuit devices 90 may be located within the cavity.
- the one or more circuit devices 90 may be any device or devices that include electrical circuitry that performs one or more functions (e.g., die containing circuitry).
- the one or more circuit devices 90 may be directly electrically coupled to the one or more contacts pads 30 , 50 without the use of interconnects (e.g., interconnects 32 , 52 ).
- the second portion 40 defines a cavity extending into the connection surface 45 .
- a circuit device 90 may be located within the cavity and electrically coupled to the contact pads 30 of the first portion 20 .
- the one or more circuit devices 90 , the one or more interconnects 32 , 52 , and the one or more contact pads 30 , 50 may be formed using standard microelectronic fabrication processing techniques (e.g., such as etching of materials, deposition of materials, and photolithographic patterning process steps, etc.). Further, various portions of first and second portions 20 , 40 may be formed during the same or different processing steps. The present disclosure is not limited to any particular processing, or timing or order, of such process steps. However, some types of processing and order thereof may be beneficial over other types.
- the method further includes bonding (e.g., oxide bonding, plasma-enhanced direct wafer bonding, etc.) the first portion 20 to the second portion 40 to form an interface 12 defining at least one interface edge 14 about the perimeter of the interface 12 (e.g., the interface 12 between the planar connection surfaces 25 , 45 of the first and the second portions 20 , 40 ) (see FIG. 1B ).
- the interface 12 between the connection surfaces 25 , 45 , of the first portion 20 and the second portion 40 may be hermetic.
- an interface that is hermetic is an interface that restricts (e.g., substantially limits, slows, prevents, etc.) moisture from passing, diffusing, pervading, infiltrating, and/or leaking through itself (e.g., the interface 12 may restrict moisture from passing, diffusing, pervading, infiltrating, and/or leaking through itself).
- moisture may be defined as any material capable of ingressing into semiconductor devices. For example, moisture may include water, biological liquids, vapors, gases, etc.
- bonding the first and second portions 20 , 40 together to assemble the apparatus 10 may be implemented using any wafer or die bonding process (e.g., bonding a wafer including the first portions with a wafer including the second portions, which also refers to the bonding of an individual die to a full wafer, an individual die to another individual die, etc.), such as chemical bonding processes (e.g., those using adhesion promoters, high temperature bonding processes, hydrogen bonding processes, plasma-enhanced bonding processes, oxide bonding processes, etc.).
- any wafer or die bonding process e.g., bonding a wafer including the first portions with a wafer including the second portions, which also refers to the bonding of an individual die to a full wafer, an individual die to another individual die, etc.
- chemical bonding processes e.g., those using adhesion promoters, high temperature bonding processes, hydrogen bonding processes, plasma-enhanced bonding processes, oxide bonding processes, etc.
- connection surfaces 25 , 45 may be each etched, polished, or planarized (e.g., using a chemical mechanical planarization or polishing) to expose any conductive portions thereof (e.g., the contact pads 30 , 50 at connection surfaces 25 , 45 ) to be exposed.
- any conductive portions thereof e.g., the contact pads 30 , 50 at connection surfaces 25 , 45
- the oxide portions and the conductive portions (e.g., contact pads 30 ) located at the connection surface 25 e.g., a planar surface
- plasma-enhanced bonding may be performed.
- plasma-enhanced bonding processes may form a bond between oxide portions of the connection surfaces 25 , 45 of the first and second portions 20 , 40 without the need for adhesives or other intermediate layers.
- the bonding at the interface 12 may be formed by driving off any existing water present between the connection surfaces 25 , 45 and forming silicon-oxygen bonds throughout the structure such that a covalent bond is formed.
- the method further includes providing one or more seal portions 60 at least covering the at least one interface edge 14 that, e.g., restricts moisture from entering the interface between the connection surfaces 25 , 45 (e.g., planar connection surfaces) of the first and second portions 20 , 40 , respectively.
- the one or more seal portions 60 include a layer covering the entire exterior surface (e.g., the substrates surfaces 23 , 43 , the at least one side surfaces 41 , 21 , the interface 14 , etc.).
- the one or more seals portions 60 only cover a portion of the exterior surface of the apparatus 10 (e.g., one or more portions of one or both of the at least one side surface 21 , 41 defined by either or both of the one or more layers 24 , 44 of the first and the second portions 20 , 40 ; one or more portions of one or both of the at least one side surface 21 , 41 defined by either or both of the substrates 22 , 42 of the first and the second portions 20 , 40 ; one or more portions of the substrate surfaces 23 , 43 of the first and the second portions 20 , 40 ; etc.).
- the exterior surface of the apparatus 10 e.g., one or more portions of one or both of the at least one side surface 21 , 41 defined by either or both of the one or more layers 24 , 44 of the first and the second portions 20 , 40 ; one or more portions of one or both of the at least one side surface 21 , 41 defined by either or both of the substrates 22 , 42 of the first and the second portions 20 , 40 ;
- the one or more seal portions 60 may be provided by forming or depositing (e.g., physical deposition, chemical deposition, etc.) the one or more seal portions 60 as part of one or more processing steps (e.g., masking and depositing).
- the one or more seal portions 60 are provided by sputtering metals or polysilicon.
- the one or more seal portions 60 are provided by chemical-vapor deposition.
- the one or more seal portions 60 may include various materials such as, e.g., oxide materials, semiconductor materials, conductor materials, insulator materials, polysilicon, metals, phosphosilicate glass, borophosphosilicate glass, silicon nitride, tetraethyl orthosilicate, silox, etc. Further, such material of the one or more seal portions 60 may be biocompatible (e.g., such as for use in implantable medical devices). The one or more seal portions 60 may have a thickness of about 1 angstrom.
- the one or more seal portions 60 may have a thickness of about 1 angstrom or more (in other words, at least about 1 angstrom), about 2 angstroms or more, about 5 angstroms or more, about 10 angstroms or more, about 50 angstroms or less, about 25 angstroms or less, about 10 angstroms or less, about 7 angstroms or less, about 5 angstroms or less, about 2 angstroms or less, or about 1 angstroms or less, etc.
- the one or more seal portions 60 have a thickness that is thicker than the thickness of any material that may naturally form or grow on the first and second portions 20 , 40 (e.g., native oxide).
- the one or more seal portions 60 may include one or more layers of the same or various materials formed in the same or different process. Further, each layer of the one or more layers forming the one or more seal portions 60 may have a thickness of at least about 1 angstrom.
- the one or more seal portions 60 may include atomic layer deposition of dielectrics, sputtering of metals, chemical-vapor deposition of silicon nitride, etc
- the apparatus 10 as shown in FIG. 1C may be utilized as a standalone package (e.g., apparatus 10 may not need any additional integrated circuit packaging or encapsulation).
- one or more barrier layers may be provided (e.g., formed) over the apparatus 10 after the one or more seal portions 60 have formed thereon.
- the apparatus 10 may be encapsulated in silicone, medical adhesive, titanium, etc.
- FIGS. 1A-1C The process flow presented in FIGS. 1A-1C is only an exemplary method that may be used to implement the apparatus described herein and is not to be taken as limiting to the scope of the disclosure provided herein. Various modifications to the process and/or timing or order of the process steps may be made to the method while still providing the benefits of apparatus described herein.
- the apparatus 10 is beneficial circuitry for packaging used in implantable medical devices.
- the one or more circuit devices 90 of the apparatus 10 may be a part of an implantable medical device.
- the apparatus 10 may be biocompatible.
- the implantable medical device may be a device implantable in a body near a human heart.
- the implanted medical device may be any implantable cardiac pacemaker, defibrillator, cardioverter-defibrillator, or pacemaker-cardioverter-defibrillator (PCD).
- the implantable medical device may be an implantable nerve stimulator or muscle stimulator, an implantable monitoring device (e.g., a hemodynamic monitoring device), a brain stimulator, a gastric stimulator, a drug pump, or any other implantable device that would benefit from moisture protection. Therefore, the apparatus 10 may find wide application in any form of implantable medical device. As such, any description herein making reference to any particular medical device is not to be taken as a limitation of the type of medical device which can benefit from and which can employ apparatus 10 as described herein.
- testing structure may be beneficial for many different types of circuitry (e.g., whether for medical use or not, whether for an implantable medical device or not).
- circuits such as sensor circuits, pacing circuits, timing circuits, telemetry circuits, etc.
- FIGS. 2A-2D and 3 A- 3 B are illustrative cross-sectional views of exemplary embodiments of electrical circuit apparatus such as generally shown in FIGS. 1A-1C .
- Each embodiment depicted in each of FIGS. 2A-2D and 3 A- 3 B utilizes many of the same components/portions, and as such, utilizes the same reference numbers in the description provided herein. However, each embodiment depicted in each of FIGS. 2A-2D and 3 A- 3 B is constructed in different configurations.
- the electrical circuit apparatus 210 may be similar to the electrical circuit apparatus 10 and components thereof described herein with reference to FIGS. 1A-1C .
- electrical circuit apparatus 210 includes a first portion 220 (e.g., including a substrate 222 , a substrate surface 223 , one or more layers 224 , a connection surface 225 , at least one side surface 221 , a circuit device 290 , contact pads 230 , and interconnects 232 (represented schematically with dashed lines)), a second portion 240 (e.g., including a substrate 242 , a substrate surface 243 , one or more layers 244 , a connection surface 245 , at least one side surface 241 , a circuit device 290 , contact pads 250 , and interconnects 252 (represented schematically with dashed lines)), an interface 212 defining at least one interface edge 214 about the perimeter of the interface 212 , and a one or more seal portions 260 .
- first portion 220 e.g.
- the one or more seal portions 260 are located in various locations on the exemplary electrical circuit apparatus 210 depicted in FIGS. 2A-2D .
- the one or more seal portions 260 cover a portion of the at least one side surface 221 of the first portion 220 and at least a portion of the at least one side surface 241 of the second portion 240 of the electrical circuit apparatus 210 in FIG. 2A .
- the at least one interface edge 214 and portions of the side surfaces 221 , 241 defined by portions of both of the one or more layers 224 , 244 are covered by the one or more seal portions 260 such that the one or more seal portions 260 restrict moisture ingress (e.g., movement of moisture) into the electrical circuit device 290 (e.g., through the interface 212 ), e.g., to protect the circuit devices 290 .
- the one or more seal portions 260 may extend around the entire interface edge 214 or one or more portions of interface edge 214 (e.g., one or more sides so as to restrict moisture ingress from particular directions).
- the apparatus 210 depicted in FIG. 2A includes interconnects 232 , 252 extending within the one or more layers 224 , 244 , respectively, between the circuit devices 290 and the contact pads 230 , 250 .
- the contact pads 230 , 250 are located within the one or more layers 224 , 244 proximate the respective side surfaces 221 , 241 without being covered by the one or more seal portions 260 such that, e.g., they may electrically connected to any other device.
- the electrical circuit apparatus 210 may include more or less than two contact pads and two interconnects electrically coupled to the circuit devices 290 .
- the circuit devices 290 may be in electrical communication with a device located outside of the electrical circuit apparatus 210 by electrically coupling such device to the contact pads 230 , 250 . Further, the circuit devices 290 of the first and second portions 220 , 240 may be electrically coupled to each other by the use of interconnects (not shown) similar to the electrical circuit devices 90 depicted in FIGS. 1A-1C .
- interconnects 232 , 252 and the contact pads 230 , 250 may be formed using standard microelectronic fabrication processing techniques (e.g., such as etching of materials, deposition of materials, photolithographic patterning process steps, etc.). Further, interconnects 232 , 252 may be formed of various structures including, e.g., stacked vias, through-silicon vias, metal layers, etc. Various portions of first and second portions 220 , 240 may be formed during the same or different processing steps. For example, a portion of an interconnect 232 may be formed within a layer of the one or more layers 224 during formation of device 290 .
- process steps to form interconnects 232 , 252 may be completely separate therefrom, such as in the formation of a through-silicon via after other layer processing is completed.
- the present disclosure is not limited to any particular processing, or timing or order, of such process steps. However, some types of processing and order thereof may be beneficial over other types.
- the first and second portions 220 , 240 may not include interconnects or vias connecting the circuit devices to contact pads on the outside of the apparatus 210 .
- the apparatus 210 may include various apparatus and/or structures to wirelessly communicate to other devices/apparatus outside of apparatus 210 .
- One or more seal portions 260 cover a larger portion of the side surfaces 221 , 241 of the electrical circuit apparatus 210 in FIG. 2B than in FIG. 2A . More specifically, the interface edge 214 , portions of side surfaces 221 , 241 defined by the one or more layers 224 , 244 , and a portion of the substrates 222 , 242 are covered by the one or more seal portions 260 such that one or more seal portions 260 restrict moisture ingress (e.g., movement of moisture) into the electrical circuit apparatus 210 (e.g., through the interface 212 , one or more layers 224 , 244 , etc.), e.g., to protect the circuit devices 290 .
- moisture ingress e.g., movement of moisture
- the apparatus 210 depicted in FIG. 2B includes interconnects 232 , 237 , 252 extending between the circuit devices 290 and the contact pads 230 , 250 .
- the contact pads 230 , 250 are located proximate the substrate surface 243 of the second portion 240 .
- the interconnect 232 extends through the one or more layers 224 of the first portion 220 to a contact pad 234 .
- the contact pad 234 is electrically coupled to contact pad 236 when the first portion 220 is coupled to the second portion 240 .
- the contact pad 236 is electrically coupled to interconnect 237 , which extends through the second portion 240 (e.g., the one or more layers 244 and the substrate 242 ) to the contact pad 230 thereby electrically coupling the contact pad 230 and the circuit device 290 of the first portion 220 .
- the interconnects described herein may also use a similar connection (using contact pads, etc.) between the one or more layers and substrate of a respective portion.
- interconnect 252 extends through the one or more layers 244 and the substrate 242 and is electrically coupled to contact pad 250 .
- the electrical circuit apparatus 210 may include more than two contact pads and/or more than three interconnects electrically coupled to the circuit devices 290 .
- one or more seal portions 260 may cover the substrate surface 243 of the second portion 240 and a portion of the side surfaces 221 , 241 of the electrical circuit apparatus 210 as shown in FIG. 2C . More specifically, the interface edge 214 , the side surface 221 defined by the substrate 242 , the side surfaces 221 , 241 defined by the one or more layers 244 , the side surface 221 defined by a portion of the substrate 222 , and the substrate surface 243 are covered by the one or more seal portion 260 such that one or more seal portions 260 restrict moisture ingress (e.g., movement of moisture) into the electrical circuit apparatus 210 (e.g., through the interface 212 , through the one or more layers 224 , 244 , etc.) to, e.g., protect the circuit devices 290 .
- moisture ingress e.g., movement of moisture
- the apparatus 210 depicted in FIG. 2C includes interconnects 232 , 252 extending between the circuit devices 290 and the contact pads 230 , 250 .
- the contact pads 230 , 250 are located proximate the substrate surface 223 of the first portion 220 .
- the interconnect 252 extends through the one or more layers 244 of the second portion 240 and through the one or more layers 224 and substrate 222 of the first portion 220 to the contact pad 250 (e.g., electrically coupled to the contact pad 250 ).
- the interconnect 252 may include multiple portions and/or contact pads (e.g., contact pads located proximate each of the connection surfaces 225 , 245 so as to complete the interconnect 252 when the first portion 220 is bonded to the second portion 240 similar to contact pads 234 , 236 shown in FIG. 2B ).
- interconnect 232 extends through the one or more layers 224 and the substrate 222 to contact pad 230 (e.g., electrically coupled to the contact pad 230 ).
- contact pads 230 , 250 and interconnects 232 , 252 are depicted in FIG. 2C , the electrical circuit apparatus 210 may include more than two contact pads and/or more than two interconnects electrically coupled to the circuit devices 290 .
- one or more seal portions 260 may cover at least a portion of the substrate surface 243 of the second portion 240 and a portion of the side surfaces 221 , 241 of the electrical circuit apparatus 210 as shown in FIG. 2D . More specifically, the interface edge 214 , the side surfaces 221 , 241 defined by the one or more layers 224 , 244 , the side surface 221 defined by least a portion of the substrate 222 , the surface 241 defined by the substrate 242 , and at least a portion of the substrate surface 243 are covered such that one or more seal portions 260 restrict moisture ingress (e.g., movement of moisture) into the electrical circuit apparatus 210 (e.g., through the interface 212 , through one or more layers 224 , 244 , etc.), e.g., to protect the circuit devices 290 .
- moisture ingress e.g., movement of moisture
- the apparatus 210 depicted in FIG. 2D includes interconnects 232 , 252 extending between the circuit devices 290 and the contact pads 230 , 250 in a similar manner to that shown in FIG. 2C but to surface 243 instead of to surface 223 .
- the apparatus 210 depicted in FIGS. 3A-3B includes first portions 220 that are larger than the second portions 240 (e.g., the connection surface 225 of the first portion 220 defines a larger area than the connection surface 245 of the second portion 240 ).
- the second portion 240 when bonded to the first portion 220 is centered within the area defined by the connection surface 225 of the first portion 220 .
- the first portion 220 and the second portion 240 may be any size relative to each other so as to provide suitable functionality to the apparatus 210 (e.g., to provide contact pads on various locations of the apparatus 210 for electrically coupling the apparatus 210 to various devices, to reduce the size and/or shape of the apparatus 210 , to reduce the amount of material used to form the apparatus 210 , etc.).
- the apparatus 210 depicted in FIGS. 3A-3B differ from each other in that at least the angle and/or shape of their respective side surfaces 241 of the second portions 240 differ.
- the second portion 240 depicted in FIG. 3A includes at least one side surface 241 that is substantially perpendicular to the connection surface 245 such that the area of the substrate surface 243 is about equal to the area of the connection surface 245 .
- 3B includes at least one side surface 241 that is not perpendicular but rather is less than 90 degrees (e.g., the angle alpha between the at least one side surface 241 and the connection surface 254 may be about 89 degrees, 85 degrees, 80 degrees, 70 degrees, 60 degrees, 50 degrees, 45 degrees, 40 degrees, 30 degrees, etc.) to the connection surface 245 such that the area of the substrate surface 243 is smaller than the area of the connection surface 245 .
- the one or more seal portions 260 are located in substantially the same locations on the exemplary electrical circuit apparatus 210 depicted in FIGS. 3A-3B .
- the one or more seal portions 260 cover the at least one side surface 241 defined by the one or more layers 244 and substrate 242 of the second portion 240 , at least a portion of the substrate surface 243 of the second portion 240 , and at least a portion of the connection surface 225 of the first portion 220 of the electrical circuit apparatus 210 .
- the at least one interface edge 214 between the connection surface 225 of the first portion 220 and the connection surface 245 of the second portion 240 is covered such that the one or more seal portions 260 restrict moisture ingress (e.g., movement of moisture) into the electrical circuit device 290 (e.g., through the interface 212 , through the one or more layers 224 , 244 , etc.), e.g., to protect the circuit devices 290 .
- moisture ingress e.g., movement of moisture
- the electrical circuit device 290 e.g., through the interface 212 , through the one or more layers 224 , 244 , etc.
- the apparatus 210 depicted in FIGS. 3A-3B includes interconnects 232 , 252 extending between the circuit devices 290 and the contact pads 230 , 250 .
- the contact pads 230 , 250 are located proximate the substrate surface 243 of the second portion and are not covered by the one or more seal portions 260 such that, e.g., they may be electrically connected to any other device.
- Interconnect 232 extends through the one or more layers 224 of the first portion 220 and the one or more layers 244 and substrate 242 of the second portion 240 .
- interconnect 252 extends through the one or more layers 244 and substrate 242 of the second portion 240 .
- the interconnect 232 may include multiple portions and/or contact pads (e.g., contact pads located proximate each of the connection surfaces 225 , 245 so as to complete the interconnect 232 when the first portion 220 is bonded to the second portion 240 similar to contact pads 234 , 236 shown in FIG. 2B ).
- the electrical circuit apparatus 210 may include more than two contact pads and/or interconnects electrically coupled to the circuit devices 290 .
- the circuit devices 290 may be in electrical communication with a device located outside of the electrical circuit apparatus 210 by connecting such device to the contact pads 230 , 250 . Further, the circuit devices 290 of the first and second portions 220 , 240 may be electrically coupled to each other by the use of interconnects (not shown) similar to the electrical circuit device 10 depicted in FIGS. 1A-1C .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Micromachines (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Abstract
Hermetically-sealed electrical circuit apparatus and methods for constructing such apparatus using one or more seal portions.
Description
- This application claims the benefit of U.S. Provisional Application Ser. No. 61/185,881 filed 10 Jun. 2009, entitled “FARADAY CAGE FOR CIRCUITRY USING SUBSTRATES,” U.S. Provisional Application Ser. No. 61/229,867 filed 30 Jul. 2009, entitled “APPARATUS FOR RESTRICTING MOISTURE INGRESS,” U.S. Provisional Application Ser. No. 61/229,869 filed 30 Jul. 2009, entitled “HERMETICITY TESTING,” and U.S. Provisional Application Ser. No. 61/235,745 filed 21 Aug. 2009, entitled “HERMETICALLY-SEALED ELECTRICAL CIRCUIT APPARATUS,” all of which are incorporated herein by reference in their respective entireties.
- The disclosure herein relates to hermetically-sealed electrical circuit apparatus, and further to fabrication methods for constructing such apparatus.
- Electrical circuits (e.g., integrated circuits) include many types of active and passive devices (e.g., transistors, capacitors, resistors, etc.) that may be subject to damage from moisture (e.g., corrosion and functional changes to the system). For example, moisture may affect the operation and performance of circuitry, such as sensitive circuits used in implantable medical devices (e.g., sensor circuitry, pacing circuitry, timing circuitry, etc.).
- Various attempts have previously been made to seal the interior of semiconductor device dies from moisture ingress. The bottom substrate in many semiconductor devices (e.g., silicon) effectively blocks moisture from entering the interior of the die from the bottom, but materials commonly employed in fabricating further layers above the substrate provide a path for moisture to enter from the top and/or sides of the die, e.g., after die separation. For example, certain commonly employed insulator materials such as silicon dioxide (SiO2) may be penetrated by moisture.
- The disclosure herein relates generally to hermetically-sealed electrical circuit apparatus, and methods of fabrication of such apparatus. For example, as described in one or more embodiments herein, semiconductor substrates and semiconductor fabrication techniques may be used to provide a hermetic enclosure around a circuit device (e.g., a die that includes circuitry).
- One exemplary apparatus disclosed herein includes an electrical circuit apparatus. The electrical circuit apparatus includes a first portion, a second portion, at least one circuit, and one or more seal portions. The first portion includes a planar connection surface, a substrate provided from a wafer (e.g., the substrate includes a substrate surface opposite the planar connection surface) and at least one side surface extending between the substrate surface and the planar connection surface. The second portion includes a planar connection surface, a substrate provided from a wafer (e.g., the substrate comprises a substrate surface opposite the planar connection surface), and at least one side surface extending between the substrate surface and the planar connection surface. The planar connection surface of the first portion is bonded to the planar connection surface of the second portion to form an interface defining at least one interface edge about the perimeter of the interface between the planar connection surfaces of the first portion and the second portion. The at least one circuit device includes electrical circuitry. Further, the at least one circuit device is encompassed by at least portions of the first portion and the second portion. The one or more seal portions cover at least the at least one interface edge of the interface to restrict moisture from ingressing into the apparatus.
- One exemplary method disclosed herein includes providing at least one electrical circuit apparatus. The method includes providing a first portion, providing a second portion, and providing at least one circuit device comprising electrical circuitry. The first portion includes a planar connection surface, a substrate provided from a wafer (e.g., the substrate comprises a substrate surface opposite the planar connection surface), and at least one side surface extending between the substrate surface and the planar connection surface. The second portion includes a planar connection surface, a substrate provided from a wafer (e.g., the substrate comprises a substrate surface opposite the planar connection surface), and at least one side surface extending between the substrate surface and the planar connection surface. The method further includes coupling the planar connection surface of the first portion to the planar connection surface of the second portion to form an interface defining at least one interface edge about the perimeter of the interface between the planar connection surfaces of the first portion and the second portion. After such coupling, the at least one circuit device is encompassed by at least portions of the first portion and the second portion. The method further includes providing one or more seal portions covering at least the at least one interface edge of the interface to restrict moisture from ingressing into the apparatus.
- The above summary is not intended to describe each embodiment or every implementation of the present disclosure. A more complete understanding will become apparent and appreciated by referring to the following detailed description and claims taken in conjunction with the accompanying drawings.
-
FIGS. 1A-1C are illustrative cross-sectional side views generally depicting a method for fabricating one exemplary embodiment of a hermetically-sealed electrical circuit apparatus. -
FIG. 2A is an illustrative cross-sectional view of one exemplary embodiment of an electrical circuit apparatus such as generally shown inFIGS. 1A-1C . -
FIG. 2B is an illustrative cross-sectional view of another exemplary embodiment of an electrical circuit apparatus such as generally shown inFIGS. 1A-1C . -
FIG. 2C is an illustrative cross-sectional view of still another exemplary embodiment of an electrical circuit apparatus such as generally shown inFIGS. 1A-1C . -
FIG. 2D is an illustrative cross-sectional view of yet still another exemplary embodiment of an electrical circuit apparatus such as generally shown inFIGS. 1A-1C . -
FIG. 3A is an illustrative cross-sectional view of one exemplary embodiment of an electrical circuit apparatus, such as generally shown inFIGS. 1A-1C , including first and second portions having different sizes. -
FIG. 3B is an illustrative cross-sectional view of another exemplary embodiment of an electrical circuit apparatus, such as generally shown inFIGS. 1A-1C , including first and second portions having different sizes. - In the following detailed description of illustrative embodiments, reference is made to the accompanying figures of the thawing which form a part hereof, and in which are shown, by way of illustration, specific embodiments which may be practiced. It is to be understood that other embodiments may be utilized and structural changes may be made without departing from (e.g., still falling within) the scope of the disclosure presented hereby.
- Exemplary apparatus, and methods of constructing such apparatus, shall be described with reference to
FIGS. 1-3 . It will be apparent to one skilled in the art that elements from one embodiment may be used in combination with elements of the other embodiments, and that the possible embodiments of such apparatus using combinations of features set forth herein is not limited to the specific embodiments shown in the Figures and/or described herein. Further, it will be recognized that the embodiments described herein may include many elements that are not necessarily shown to scale. Still further, it will be recognized that the size and shape of various elements herein may be modified but still fall within the scope of the present disclosure, although one or more shapes and/or sizes, or types of elements, may be advantageous over others. -
FIGS. 1A-1C show illustrative cross-sectional views generally depicting a method for fabricating one exemplary embodiment of a hermetically-sealed electrical circuit apparatus 10 (seeFIG. 1C ) including at least onecircuit device 90. The method may include providing afirst portion 20 and asecond portion 40. - Wafer scale fabrication techniques may be used to provide each of the first and
second portions first portion 20 and thesecond portion 40 includes asubstrate first portion 20 may include asubstrate 22 provided from or as a part of a wafer and thesecond portion 40 may include asubstrate 42 provided from or as a part of a wafer. - As shown in
FIGS. 1A-1C , thesubstrate 22 may include asubstrate surface 23 located opposite aconnection surface 25 of thefirst portion 20. Thefirst portion 20 further includes one ormore layers 24 formed on thesubstrate 22 terminating at the connection surface 25 (e.g., a planar connection surface, a connection surface orthogonal to the at least oneside surface 21, etc.). Also, thefirst portion 20 includes at least one side surface 21 (e.g., one side surface, four side surfaces, etc.) extending between thesubstrate surface 23 and the connection surface 25 (e.g., defined by thesubstrate 22 and the one or more layers 24). - At least in one embodiment, the
second portion 40 may only include a substrate (e.g., substrate 42). In the embodiment depicted, thesecond portion 40 is substantially similar to thefirst portion 20. For example, thesubstrate 42 may include asubstrate surface 43 located opposite aconnection surface 45 of thesecond portion 40. Thesecond portion 40 may further include one ormore layers 44 formed on thesubstrate 42 terminating at the connection surface 45 (e.g., a planar connection surface, a connection surface orthogonal to the at least one side surface 41). Also, thesecond portion 40 may include at least one side surface 41 (e.g., one side surface, four side surfaces, etc.) extending between thesubstrate surface 43 and the connection surface 45 (e.g., defined by thesubstrate 42 and the one or more layers 44). - At least in one embodiment, the connection surfaces 25, 45, which may be defined at least partly by one or more layers; may include oxide material. For example, such oxide material may be oxide material formed, deposited or grown as part of one or more processing steps (e.g., oxides such as borophosphosilicate glass, silicon dioxide, native oxide, etc.).
- The
apparatus 10 may include one or more circuit devices 90 (e.g., at least one circuit device 90) encompassed by (e.g., within, surrounded by, etc.) at least portions of the first and thesecond portions FIGS. 1A-1C ), thefirst portion 20 and/or thesecond portion 40 may be processed to form one ormore circuit devices 90 by fabricating (e.g., using any known fabrication processes including deposition, patterning, and/or etching) the one ormore circuit device 90 within the one ormore layers substrates more circuit devices 90 may be formed as part of the one ormore layers second portions - The first and
second portions more contact pads more circuit devices 90 using one ormore interconnects 32, 52 (represented schematically with dashed lines) and located at the connection surfaces 25, 45. When thefirst portion 20 is assembled (e.g., bonded) with thesecond portion 40, thecontact pads more circuit devices 90 are electrically coupled to each other. Further, although not depicted, the apparatus 10 (e.g., thefirst portion 20 and/or the second portion 40) may include one or more additional interconnects extending between thecircuit devices 90 and any other surface (e.g., outside surface) or any other location of theapparatus 10 for any purpose. - Further, although not depicted, one or both of the first and
second portions 20, 40 (e.g., the one ormore layers 24, 44) may define a cavity and at least one of the one ormore circuit devices 90 may be located within the cavity. As used herein, the one ormore circuit devices 90 may be any device or devices that include electrical circuitry that performs one or more functions (e.g., die containing circuitry). In such embodiments, the one ormore circuit devices 90 may be directly electrically coupled to the one ormore contacts pads second portion 40 defines a cavity extending into theconnection surface 45. Acircuit device 90 may be located within the cavity and electrically coupled to thecontact pads 30 of thefirst portion 20. - The one or
more circuit devices 90, the one ormore interconnects more contact pads second portions - The method further includes bonding (e.g., oxide bonding, plasma-enhanced direct wafer bonding, etc.) the
first portion 20 to thesecond portion 40 to form aninterface 12 defining at least oneinterface edge 14 about the perimeter of the interface 12 (e.g., theinterface 12 between the planar connection surfaces 25, 45 of the first and thesecond portions 20, 40) (seeFIG. 1B ). Theinterface 12 between the connection surfaces 25, 45, of thefirst portion 20 and thesecond portion 40 may be hermetic. As used herein, an interface that is hermetic is an interface that restricts (e.g., substantially limits, slows, prevents, etc.) moisture from passing, diffusing, pervading, infiltrating, and/or leaking through itself (e.g., theinterface 12 may restrict moisture from passing, diffusing, pervading, infiltrating, and/or leaking through itself). As used herein, “moisture” may be defined as any material capable of ingressing into semiconductor devices. For example, moisture may include water, biological liquids, vapors, gases, etc. - In one or more embodiments, bonding the first and
second portions apparatus 10 may be implemented using any wafer or die bonding process (e.g., bonding a wafer including the first portions with a wafer including the second portions, which also refers to the bonding of an individual die to a full wafer, an individual die to another individual die, etc.), such as chemical bonding processes (e.g., those using adhesion promoters, high temperature bonding processes, hydrogen bonding processes, plasma-enhanced bonding processes, oxide bonding processes, etc.). For example, use of plasma-enhanced bonding permits oxide surfaces (e.g., portions of the connection surfaces 25, 45 of the first andsecond portions - Further, for example, in one or more embodiments, the connection surfaces 25, 45 may be each etched, polished, or planarized (e.g., using a chemical mechanical planarization or polishing) to expose any conductive portions thereof (e.g., the
contact pads second portions interface 12 may be formed by driving off any existing water present between the connection surfaces 25, 45 and forming silicon-oxygen bonds throughout the structure such that a covalent bond is formed. - The method further includes providing one or
more seal portions 60 at least covering the at least oneinterface edge 14 that, e.g., restricts moisture from entering the interface between the connection surfaces 25, 45 (e.g., planar connection surfaces) of the first andsecond portions FIG. 1C , the one ormore seal portions 60 include a layer covering the entire exterior surface (e.g., the substrates surfaces 23, 43, the at least one side surfaces 41, 21, theinterface 14, etc.). In at least one embodiment, the one ormore seals portions 60 only cover a portion of the exterior surface of the apparatus 10 (e.g., one or more portions of one or both of the at least oneside surface more layers second portions side surface substrates second portions second portions - The one or
more seal portions 60 may be provided by forming or depositing (e.g., physical deposition, chemical deposition, etc.) the one ormore seal portions 60 as part of one or more processing steps (e.g., masking and depositing). For example, in at least one embodiment, the one ormore seal portions 60 are provided by sputtering metals or polysilicon. Further, for example, in at least one embodiment, the one ormore seal portions 60 are provided by chemical-vapor deposition. - The one or
more seal portions 60 may include various materials such as, e.g., oxide materials, semiconductor materials, conductor materials, insulator materials, polysilicon, metals, phosphosilicate glass, borophosphosilicate glass, silicon nitride, tetraethyl orthosilicate, silox, etc. Further, such material of the one ormore seal portions 60 may be biocompatible (e.g., such as for use in implantable medical devices). The one ormore seal portions 60 may have a thickness of about 1 angstrom. Further, the one ormore seal portions 60 may have a thickness of about 1 angstrom or more (in other words, at least about 1 angstrom), about 2 angstroms or more, about 5 angstroms or more, about 10 angstroms or more, about 50 angstroms or less, about 25 angstroms or less, about 10 angstroms or less, about 7 angstroms or less, about 5 angstroms or less, about 2 angstroms or less, or about 1 angstroms or less, etc. In at least one embodiment, the one ormore seal portions 60 have a thickness that is thicker than the thickness of any material that may naturally form or grow on the first andsecond portions 20, 40 (e.g., native oxide). - In at least one embodiment, the one or
more seal portions 60 may include one or more layers of the same or various materials formed in the same or different process. Further, each layer of the one or more layers forming the one ormore seal portions 60 may have a thickness of at least about 1 angstrom. For example, the one ormore seal portions 60 may include atomic layer deposition of dielectrics, sputtering of metals, chemical-vapor deposition of silicon nitride, etc - The
apparatus 10 as shown inFIG. 1C may be utilized as a standalone package (e.g.,apparatus 10 may not need any additional integrated circuit packaging or encapsulation). In at least one embodiment, however, one or more barrier layers (not shown) may be provided (e.g., formed) over theapparatus 10 after the one ormore seal portions 60 have formed thereon. For example, theapparatus 10 may be encapsulated in silicone, medical adhesive, titanium, etc. - The process flow presented in
FIGS. 1A-1C is only an exemplary method that may be used to implement the apparatus described herein and is not to be taken as limiting to the scope of the disclosure provided herein. Various modifications to the process and/or timing or order of the process steps may be made to the method while still providing the benefits of apparatus described herein. - Although not limited thereto, in one or more embodiments, the
apparatus 10 is beneficial circuitry for packaging used in implantable medical devices. For example, the one ormore circuit devices 90 of theapparatus 10 may be a part of an implantable medical device. Further, theapparatus 10 may be biocompatible. For example, the implantable medical device may be a device implantable in a body near a human heart. For example, the implanted medical device may be any implantable cardiac pacemaker, defibrillator, cardioverter-defibrillator, or pacemaker-cardioverter-defibrillator (PCD). Further, for example, the implantable medical device may be an implantable nerve stimulator or muscle stimulator, an implantable monitoring device (e.g., a hemodynamic monitoring device), a brain stimulator, a gastric stimulator, a drug pump, or any other implantable device that would benefit from moisture protection. Therefore, theapparatus 10 may find wide application in any form of implantable medical device. As such, any description herein making reference to any particular medical device is not to be taken as a limitation of the type of medical device which can benefit from and which can employapparatus 10 as described herein. - Further, although the
apparatus 10 may be beneficial for implantable medical devices, such structure is in no manner limited to such applications. For example, such testing structure may be beneficial for many different types of circuitry (e.g., whether for medical use or not, whether for an implantable medical device or not). For example, one or more types of circuits that may benefit from such testing structure may include circuits such as sensor circuits, pacing circuits, timing circuits, telemetry circuits, etc. -
FIGS. 2A-2D and 3A-3B are illustrative cross-sectional views of exemplary embodiments of electrical circuit apparatus such as generally shown inFIGS. 1A-1C . Each embodiment depicted in each ofFIGS. 2A-2D and 3A-3B utilizes many of the same components/portions, and as such, utilizes the same reference numbers in the description provided herein. However, each embodiment depicted in each ofFIGS. 2A-2D and 3A-3B is constructed in different configurations. - The
electrical circuit apparatus 210 may be similar to theelectrical circuit apparatus 10 and components thereof described herein with reference toFIGS. 1A-1C . For example,electrical circuit apparatus 210 includes a first portion 220 (e.g., including asubstrate 222, asubstrate surface 223, one ormore layers 224, aconnection surface 225, at least oneside surface 221, acircuit device 290,contact pads 230, and interconnects 232 (represented schematically with dashed lines)), a second portion 240 (e.g., including asubstrate 242, asubstrate surface 243, one ormore layers 244, aconnection surface 245, at least oneside surface 241, acircuit device 290,contact pads 250, and interconnects 252 (represented schematically with dashed lines)), aninterface 212 defining at least oneinterface edge 214 about the perimeter of theinterface 212, and a one ormore seal portions 260. As such, for simplicity, further description on some of the details of theelectrical circuit apparatus 210 shall not be provided. - The one or
more seal portions 260 are located in various locations on the exemplaryelectrical circuit apparatus 210 depicted inFIGS. 2A-2D . For example, the one ormore seal portions 260 cover a portion of the at least oneside surface 221 of thefirst portion 220 and at least a portion of the at least oneside surface 241 of thesecond portion 240 of theelectrical circuit apparatus 210 inFIG. 2A . More specifically, the at least oneinterface edge 214 and portions of the side surfaces 221, 241 defined by portions of both of the one ormore layers more seal portions 260 such that the one ormore seal portions 260 restrict moisture ingress (e.g., movement of moisture) into the electrical circuit device 290 (e.g., through the interface 212), e.g., to protect thecircuit devices 290. The one ormore seal portions 260 may extend around theentire interface edge 214 or one or more portions of interface edge 214 (e.g., one or more sides so as to restrict moisture ingress from particular directions). - Further, the
apparatus 210 depicted inFIG. 2A includesinterconnects more layers circuit devices 290 and thecontact pads contact pads more layers more seal portions 260 such that, e.g., they may electrically connected to any other device. Although only twocontact pads interconnects FIG. 2A , theelectrical circuit apparatus 210 may include more or less than two contact pads and two interconnects electrically coupled to thecircuit devices 290. As a result ofinterconnects contact pads circuit devices 290 may be in electrical communication with a device located outside of theelectrical circuit apparatus 210 by electrically coupling such device to thecontact pads circuit devices 290 of the first andsecond portions electrical circuit devices 90 depicted inFIGS. 1A-1C . - The formation of
interconnects contact pads second portions interconnect 232 may be formed within a layer of the one ormore layers 224 during formation ofdevice 290. Still further, for example, process steps to forminterconnects - Still further, in one or more embodiments, the first and
second portions apparatus 210. For example, in at least one embodiment, theapparatus 210 may include various apparatus and/or structures to wirelessly communicate to other devices/apparatus outside ofapparatus 210. - One or
more seal portions 260 cover a larger portion of the side surfaces 221, 241 of theelectrical circuit apparatus 210 inFIG. 2B than inFIG. 2A . More specifically, theinterface edge 214, portions of side surfaces 221, 241 defined by the one ormore layers substrates more seal portions 260 such that one ormore seal portions 260 restrict moisture ingress (e.g., movement of moisture) into the electrical circuit apparatus 210 (e.g., through theinterface 212, one ormore layers circuit devices 290. - The
apparatus 210 depicted inFIG. 2B includesinterconnects circuit devices 290 and thecontact pads contact pads substrate surface 243 of thesecond portion 240. Theinterconnect 232 extends through the one ormore layers 224 of thefirst portion 220 to acontact pad 234. Thecontact pad 234 is electrically coupled tocontact pad 236 when thefirst portion 220 is coupled to thesecond portion 240. Thecontact pad 236 is electrically coupled to interconnect 237, which extends through the second portion 240 (e.g., the one ormore layers 244 and the substrate 242) to thecontact pad 230 thereby electrically coupling thecontact pad 230 and thecircuit device 290 of thefirst portion 220. The interconnects described herein may also use a similar connection (using contact pads, etc.) between the one or more layers and substrate of a respective portion. Further,interconnect 252 extends through the one ormore layers 244 and thesubstrate 242 and is electrically coupled tocontact pad 250. Althoughonly contact pads FIG. 2B , theelectrical circuit apparatus 210 may include more than two contact pads and/or more than three interconnects electrically coupled to thecircuit devices 290. - Further, for example, one or
more seal portions 260 may cover thesubstrate surface 243 of thesecond portion 240 and a portion of the side surfaces 221, 241 of theelectrical circuit apparatus 210 as shown inFIG. 2C . More specifically, theinterface edge 214, theside surface 221 defined by thesubstrate 242, the side surfaces 221, 241 defined by the one ormore layers 244, theside surface 221 defined by a portion of thesubstrate 222, and thesubstrate surface 243 are covered by the one ormore seal portion 260 such that one ormore seal portions 260 restrict moisture ingress (e.g., movement of moisture) into the electrical circuit apparatus 210 (e.g., through theinterface 212, through the one ormore layers circuit devices 290. - The
apparatus 210 depicted inFIG. 2C includesinterconnects circuit devices 290 and thecontact pads contact pads substrate surface 223 of thefirst portion 220. Theinterconnect 252 extends through the one ormore layers 244 of thesecond portion 240 and through the one ormore layers 224 andsubstrate 222 of thefirst portion 220 to the contact pad 250 (e.g., electrically coupled to the contact pad 250). Although not depicted inFIG. 2C , theinterconnect 252 may include multiple portions and/or contact pads (e.g., contact pads located proximate each of the connection surfaces 225, 245 so as to complete theinterconnect 252 when thefirst portion 220 is bonded to thesecond portion 240 similar to contactpads FIG. 2B ). Further,interconnect 232 extends through the one ormore layers 224 and thesubstrate 222 to contact pad 230 (e.g., electrically coupled to the contact pad 230). Althoughonly contact pads FIG. 2C , theelectrical circuit apparatus 210 may include more than two contact pads and/or more than two interconnects electrically coupled to thecircuit devices 290. - Still further, for example, one or
more seal portions 260 may cover at least a portion of thesubstrate surface 243 of thesecond portion 240 and a portion of the side surfaces 221, 241 of theelectrical circuit apparatus 210 as shown inFIG. 2D . More specifically, theinterface edge 214, the side surfaces 221, 241 defined by the one ormore layers side surface 221 defined by least a portion of thesubstrate 222, thesurface 241 defined by thesubstrate 242, and at least a portion of thesubstrate surface 243 are covered such that one ormore seal portions 260 restrict moisture ingress (e.g., movement of moisture) into the electrical circuit apparatus 210 (e.g., through theinterface 212, through one ormore layers circuit devices 290. - The
apparatus 210 depicted inFIG. 2D includesinterconnects circuit devices 290 and thecontact pads FIG. 2C but to surface 243 instead of tosurface 223. - The
apparatus 210 depicted inFIGS. 3A-3B includesfirst portions 220 that are larger than the second portions 240 (e.g., theconnection surface 225 of thefirst portion 220 defines a larger area than theconnection surface 245 of the second portion 240). In at least one embodiment, thesecond portion 240 when bonded to thefirst portion 220 is centered within the area defined by theconnection surface 225 of thefirst portion 220. Thefirst portion 220 and thesecond portion 240 may be any size relative to each other so as to provide suitable functionality to the apparatus 210 (e.g., to provide contact pads on various locations of theapparatus 210 for electrically coupling theapparatus 210 to various devices, to reduce the size and/or shape of theapparatus 210, to reduce the amount of material used to form theapparatus 210, etc.). - The
apparatus 210 depicted inFIGS. 3A-3B , however, differ from each other in that at least the angle and/or shape of their respective side surfaces 241 of thesecond portions 240 differ. For example, thesecond portion 240 depicted inFIG. 3A includes at least oneside surface 241 that is substantially perpendicular to theconnection surface 245 such that the area of thesubstrate surface 243 is about equal to the area of theconnection surface 245. Thesecond portion 240 depicted inFIG. 3B includes at least oneside surface 241 that is not perpendicular but rather is less than 90 degrees (e.g., the angle alpha between the at least oneside surface 241 and the connection surface 254 may be about 89 degrees, 85 degrees, 80 degrees, 70 degrees, 60 degrees, 50 degrees, 45 degrees, 40 degrees, 30 degrees, etc.) to theconnection surface 245 such that the area of thesubstrate surface 243 is smaller than the area of theconnection surface 245. - The one or
more seal portions 260 are located in substantially the same locations on the exemplaryelectrical circuit apparatus 210 depicted inFIGS. 3A-3B . For example, the one ormore seal portions 260 cover the at least oneside surface 241 defined by the one ormore layers 244 andsubstrate 242 of thesecond portion 240, at least a portion of thesubstrate surface 243 of thesecond portion 240, and at least a portion of theconnection surface 225 of thefirst portion 220 of theelectrical circuit apparatus 210. Further, the at least oneinterface edge 214 between theconnection surface 225 of thefirst portion 220 and theconnection surface 245 of thesecond portion 240 is covered such that the one ormore seal portions 260 restrict moisture ingress (e.g., movement of moisture) into the electrical circuit device 290 (e.g., through theinterface 212, through the one ormore layers circuit devices 290. - Further, the
apparatus 210 depicted inFIGS. 3A-3B includesinterconnects circuit devices 290 and thecontact pads contact pads substrate surface 243 of the second portion and are not covered by the one ormore seal portions 260 such that, e.g., they may be electrically connected to any other device.Interconnect 232 extends through the one ormore layers 224 of thefirst portion 220 and the one ormore layers 244 andsubstrate 242 of thesecond portion 240. Further,interconnect 252 extends through the one ormore layers 244 andsubstrate 242 of thesecond portion 240. Although not depicted inFIGS. 3A-3B , theinterconnect 232 may include multiple portions and/or contact pads (e.g., contact pads located proximate each of the connection surfaces 225, 245 so as to complete theinterconnect 232 when thefirst portion 220 is bonded to thesecond portion 240 similar to contactpads FIG. 2B ). Further, although only twocontact pads interconnects FIGS. 3A-3B , theelectrical circuit apparatus 210 may include more than two contact pads and/or interconnects electrically coupled to thecircuit devices 290. As a result of these contact pads and interconnects, thecircuit devices 290 may be in electrical communication with a device located outside of theelectrical circuit apparatus 210 by connecting such device to thecontact pads circuit devices 290 of the first andsecond portions electrical circuit device 10 depicted inFIGS. 1A-1C . - Any features, components, and/or properties of any of the embodiments described herein may be incorporated into any other embodiment(s) described herein.
- All patents, patent documents, and references cited herein are incorporated in their entirety as if each were incorporated separately. This disclosure has been provided with reference to illustrative embodiments and is not meant to be construed in a limiting sense. As described previously, one skilled in the art will recognize that other various illustrative applications may use the techniques as described herein to take advantage of the beneficial characteristics of the apparatus and methods described herein. Various modifications of the illustrative embodiments, as well as additional embodiments of the disclosure, will be apparent upon reference to this description.
Claims (28)
1. An electrical circuit apparatus comprising:
a first portion comprising:
a planar connection surface,
a substrate provided from a wafer, wherein the substrate comprises a substrate surface opposite the planar connection surface, and
at least one side surface extending between the substrate surface and the planar connection surface;
a second portion comprising:
a planar connection surface,
a substrate provided from a wafer, wherein the substrate comprises a substrate surface opposite the planar connection surface, and
at least one side surface extending between the substrate surface and the planar connection surface, wherein the planar connection surface of the first portion is bonded to the planar connection surface of the second portion to foam an interface defining at least one interface edge about the perimeter of the interface between the planar connection surfaces of the first portion and the second portion;
at least one circuit device comprising electrical circuitry, wherein the at least one circuit device is encompassed by at least portions of the first portion and the second portion; and
one or more seal portions covering at least the at least one interface edge of the interface to restrict moisture from ingressing into the apparatus.
2. The apparatus of claim 1 , wherein the one or more seal portions comprise deposited material.
3. The apparatus of claim 1 , wherein the one or more seal portions comprise a thickness of at least about 1 angstrom.
4. The apparatus of claim 1 , wherein the one or more seal portions comprise oxide material.
5. The apparatus of claim 1 , wherein the one or more seal portions cover at least a portion of the at least one side surface of the first portion and the at least one side surface of the second portion to restrict moisture from ingressing into the apparatus.
6. The apparatus of claim 1 , wherein at least one of the first portion and the second portion further comprises one or more layers formed on the substrate thereof terminating at the connection surface thereof and defining a portion of the at least one side surface thereof, wherein the one or more seal portions cover the portion of the at least one side surface defined by the one or more layers to restrict moisture from ingressing into the apparatus.
7. The apparatus of claim 1 , wherein the one or more seal portions at least partially cover the substrate surface of the first portion, the substrate surface of the second portion, the at least one side surface of the first portion, and the at least one side surface of the second portion to restrict moisture from ingressing into the apparatus.
8. The apparatus of claim 1 , wherein the connection surface of the first portion defines a larger area than the connection surface of the second portion.
9. The apparatus of claim 1 , wherein the substrate of the first portion and the substrate of the second portion each comprise semiconductor substrates.
10. The apparatus of claim 1 , wherein the at least one circuit device forms a part of an implantable medical device.
11. The apparatus of claim 1 , wherein the first portion further comprises one or more layers formed on the substrate terminating at the connection surface, wherein the one or more layers of the first portion comprise a circuit device of the at least one circuit device.
12. The apparatus of claim 11 , wherein the one or more layers of the first portion further comprise contact pads electrically coupled to the circuit device and located at the connection surface, and wherein second portion further comprises one or more layers formed on the substrate terminating at the connection surface, wherein the one or more layers of the second portion further comprise a circuit device of the at least one circuit device and contact pads electrically coupled to the circuit device and located at the connection surface, wherein the contact pads of the first portion are electrically coupled to the contact pads of the second portion to electrically couple the circuit device of the first portion to the circuit device of the second portion.
13. The apparatus of claim 1 , wherein at least one of the first portion and the second portion defines a cavity, wherein a circuit device of the at least one circuit device is located within the cavity.
14. The apparatus of claim 1 , wherein the apparatus further comprises:
one or more interconnect vias formed in at least one of the first portion and the second portion and terminating at one or more surface contacts at the substrate surface, the connection surface, or the at least one side surface of at least one of the first and second portions; and
at least one electrical interconnect extending from the at least one circuit device to at least one of the one or more interconnect vias.
15. The apparatus of claim 1 , wherein the connection surface of the first portion is plasma-enhanced bonded to the connection surface of the second portion.
16. A method of providing at least one electrical circuit apparatus, wherein the method comprises:
providing a first portion, wherein the first portion comprises:
a planar connection surface,
a substrate provided from a wafer, wherein the substrate comprises a substrate surface opposite the planar connection surface, and
at least one side surface extending between the substrate surface and the planar connection surface,
providing a second portion, wherein the second portion comprises:
a planar connection surface,
a substrate provided from a wafer, wherein the substrate comprises a substrate surface opposite the planar connection surface, and
at least one side surface extending between the substrate surface and the planar connection surface,
providing at least one circuit device comprising electrical circuitry;
coupling the planar connection surface of the first portion to the planar connection surface of the second portion to form an interface defining at least one interface edge about the perimeter of the interface between the planar connection surfaces of the first portion and the second portion, wherein the at least one circuit device is encompassed by at least portions of the first portion and the second portion; and
providing one or more seal portions covering at least the at least one interface edge of the interface to restrict moisture from ingressing into the apparatus.
17. The method of claim 16 , wherein providing one or more seal portions comprising depositing one or more seal portions.
18. The method of claim 16 , wherein the one or more seal portions comprise a thickness of at least about 1 angstrom.
19. The method of claim 16 , wherein the one or more seal portions comprise oxide material.
20. The method of claim 16 , wherein coupling the planar connection surface of the first portion to the planar connection surface of the second portion comprises oxide bonding the planar connection surface of the first portion to the planar connection surface of the second portion.
21. The method of claim 16 , wherein coupling the planar connection surface of the first portion to the planar connection surface of the second portion comprises plasma-enhanced bonding the planar connection surface of the first portion to the planar connection surface of the second portion.
22. The method of claim 16 , providing the first portion comprises providing one or more layers formed on the substrate thereof terminating at the connection surface thereof and defining a portion of the at least one side surface thereof, wherein the one or more seal portions cover at least the portion of the at least one side surface defined by the one or more layers to restrict moisture from ingressing into the apparatus to restrict moisture from ingressing into the apparatus.
23. The method of claim 22 , providing at least one circuit device comprises forming the at least one circuit within the one or more layers formed on the substrate of the first portion.
24. The method of claim 16 , wherein the one or more seal portions at least partially cover each of the substrate surfaces and completely cover the at least one side surfaces of the first portion and the second portion to restrict moisture from ingressing into the apparatus.
25. The method of claim 16 , wherein the substrate of the first portion and the substrate of the second portion each comprise semiconductor substrates.
26. The method of claim 16 , wherein the at least one circuit device forms a part of an implantable medical device.
27. The method of claim 16 , wherein at least one of the first portion and the second portion defines a cavity, wherein a circuit device of the at least one circuit device is located within the cavity.
28. The method of claim 16 , wherein the apparatus further comprises:
one or more interconnect vias formed in at least one of the first portion and the second portion and terminating at one or more surface contacts at the substrate surface, the connection surface, or the at least one side surface of at least one of the first and second portions; and
at least one electrical interconnect extending from the at least one circuit device to at least one of the one or more interconnect vias.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/569,431 US20100314149A1 (en) | 2009-06-10 | 2009-09-29 | Hermetically-sealed electrical circuit apparatus |
US14/314,540 US20140374145A1 (en) | 2009-06-10 | 2014-06-25 | Hermetically-sealed electrical circuit apparatus |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18588109P | 2009-06-10 | 2009-06-10 | |
US22986909P | 2009-07-30 | 2009-07-30 | |
US22986709P | 2009-07-30 | 2009-07-30 | |
US23574509P | 2009-08-21 | 2009-08-21 | |
US12/569,431 US20100314149A1 (en) | 2009-06-10 | 2009-09-29 | Hermetically-sealed electrical circuit apparatus |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/314,540 Continuation US20140374145A1 (en) | 2009-06-10 | 2014-06-25 | Hermetically-sealed electrical circuit apparatus |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100314149A1 true US20100314149A1 (en) | 2010-12-16 |
Family
ID=43305435
Family Applications (7)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/569,431 Abandoned US20100314149A1 (en) | 2009-06-10 | 2009-09-29 | Hermetically-sealed electrical circuit apparatus |
US12/569,474 Expired - Fee Related US7902851B2 (en) | 2009-06-10 | 2009-09-29 | Hermeticity testing |
US12/569,504 Active 2030-02-23 US8072056B2 (en) | 2009-06-10 | 2009-09-29 | Apparatus for restricting moisture ingress |
US12/569,525 Active 2030-10-12 US8125058B2 (en) | 2009-06-10 | 2009-09-29 | Faraday cage for circuitry using substrates |
US13/302,725 Active US8263436B2 (en) | 2009-06-10 | 2011-11-22 | Apparatus for restricting moisture ingress |
US13/593,549 Active US8389331B2 (en) | 2009-06-10 | 2012-08-24 | Apparatus for restricting moisture ingress |
US14/314,540 Abandoned US20140374145A1 (en) | 2009-06-10 | 2014-06-25 | Hermetically-sealed electrical circuit apparatus |
Family Applications After (6)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/569,474 Expired - Fee Related US7902851B2 (en) | 2009-06-10 | 2009-09-29 | Hermeticity testing |
US12/569,504 Active 2030-02-23 US8072056B2 (en) | 2009-06-10 | 2009-09-29 | Apparatus for restricting moisture ingress |
US12/569,525 Active 2030-10-12 US8125058B2 (en) | 2009-06-10 | 2009-09-29 | Faraday cage for circuitry using substrates |
US13/302,725 Active US8263436B2 (en) | 2009-06-10 | 2011-11-22 | Apparatus for restricting moisture ingress |
US13/593,549 Active US8389331B2 (en) | 2009-06-10 | 2012-08-24 | Apparatus for restricting moisture ingress |
US14/314,540 Abandoned US20140374145A1 (en) | 2009-06-10 | 2014-06-25 | Hermetically-sealed electrical circuit apparatus |
Country Status (1)
Country | Link |
---|---|
US (7) | US20100314149A1 (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8125058B2 (en) | 2009-06-10 | 2012-02-28 | Medtronic, Inc. | Faraday cage for circuitry using substrates |
US8172760B2 (en) | 2009-06-18 | 2012-05-08 | Medtronic, Inc. | Medical device encapsulated within bonded dies |
US8424388B2 (en) | 2011-01-28 | 2013-04-23 | Medtronic, Inc. | Implantable capacitive pressure sensor apparatus and methods regarding same |
US8666505B2 (en) | 2010-10-26 | 2014-03-04 | Medtronic, Inc. | Wafer-scale package including power source |
US20160111386A1 (en) * | 2014-10-16 | 2016-04-21 | Globalfoundries Inc. | Bond pad structure for low temperature flip chip bonding |
US9865533B2 (en) | 2014-12-24 | 2018-01-09 | Medtronic, Inc. | Feedthrough assemblies |
US9968794B2 (en) | 2014-12-24 | 2018-05-15 | Medtronic, Inc. | Implantable medical device system including feedthrough assembly and method of forming same |
US10098589B2 (en) | 2015-12-21 | 2018-10-16 | Medtronic, Inc. | Sealed package and method of forming same |
US10136535B2 (en) | 2014-12-24 | 2018-11-20 | Medtronic, Inc. | Hermetically-sealed packages including feedthrough assemblies |
US11324944B1 (en) * | 2019-07-23 | 2022-05-10 | Verily Life Sciences Llc | Flexible cable assembly for medical implantation |
US11373963B2 (en) | 2019-04-12 | 2022-06-28 | Invensas Bonding Technologies, Inc. | Protective elements for bonded structures |
US11385278B2 (en) | 2019-05-23 | 2022-07-12 | Invensas Bonding Technologies, Inc. | Security circuitry for bonded structures |
US11610846B2 (en) * | 2019-04-12 | 2023-03-21 | Adeia Semiconductor Bonding Technologies Inc. | Protective elements for bonded structures including an obstructive element |
US11728287B2 (en) | 2019-04-12 | 2023-08-15 | Adeia Semiconductor Bonding Technologies Inc. | Wafer-level bonding of obstructive elements |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20100101958A (en) * | 2009-03-10 | 2010-09-20 | 삼성전자주식회사 | Solid state disk comprising super capacitor |
TWI497679B (en) * | 2009-11-27 | 2015-08-21 | Advanced Semiconductor Eng | Semiconductor package and manufacturing method thereof |
US8569894B2 (en) | 2010-01-13 | 2013-10-29 | Advanced Semiconductor Engineering, Inc. | Semiconductor package with single sided substrate design and manufacturing methods thereof |
TWI411075B (en) | 2010-03-22 | 2013-10-01 | Advanced Semiconductor Eng | Semiconductor package and manufacturing method thereof |
US8941222B2 (en) | 2010-11-11 | 2015-01-27 | Advanced Semiconductor Engineering Inc. | Wafer level semiconductor package and manufacturing methods thereof |
US9406658B2 (en) | 2010-12-17 | 2016-08-02 | Advanced Semiconductor Engineering, Inc. | Embedded component device and manufacturing methods thereof |
US9520547B2 (en) | 2013-03-15 | 2016-12-13 | International Business Machines Corporation | Chip mode isolation and cross-talk reduction through buried metal layers and through-vias |
US9219298B2 (en) | 2013-03-15 | 2015-12-22 | International Business Machines Corporation | Removal of spurious microwave modes via flip-chip crossover |
US9466536B2 (en) | 2013-03-27 | 2016-10-11 | Qualcomm Incorporated | Semiconductor-on-insulator integrated circuit with back side gate |
US8748245B1 (en) | 2013-03-27 | 2014-06-10 | Io Semiconductor, Inc. | Semiconductor-on-insulator integrated circuit with interconnect below the insulator |
US9478507B2 (en) * | 2013-03-27 | 2016-10-25 | Qualcomm Incorporated | Integrated circuit assembly with faraday cage |
WO2016114941A1 (en) * | 2015-01-14 | 2016-07-21 | Qualcomm Switch Corp. | Integrated circuit assembly with faraday cage |
US9971970B1 (en) * | 2015-04-27 | 2018-05-15 | Rigetti & Co, Inc. | Microwave integrated quantum circuits with VIAS and methods for making the same |
US11121301B1 (en) | 2017-06-19 | 2021-09-14 | Rigetti & Co, Inc. | Microwave integrated quantum circuits with cap wafers and their methods of manufacture |
US11276727B1 (en) | 2017-06-19 | 2022-03-15 | Rigetti & Co, Llc | Superconducting vias for routing electrical signals through substrates and their methods of manufacture |
DE102018204625A1 (en) * | 2018-03-27 | 2019-10-02 | Siemens Aktiengesellschaft | Housing for an inverter, power amplifier of an inverter with such a housing, inverter and aircraft with an inverter |
US11276676B2 (en) * | 2018-05-15 | 2022-03-15 | Invensas Bonding Technologies, Inc. | Stacked devices and methods of fabrication |
US11296053B2 (en) | 2019-06-26 | 2022-04-05 | Invensas Bonding Technologies, Inc. | Direct bonded stack structures for increased reliability and improved yield in microelectronics |
Citations (92)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3388301A (en) * | 1964-12-09 | 1968-06-11 | Signetics Corp | Multichip integrated circuit assembly with interconnection structure |
US3943557A (en) * | 1974-02-19 | 1976-03-09 | Plessey Incorporated | Semiconductor package with integral hermeticity detector |
US4224565A (en) * | 1978-06-05 | 1980-09-23 | Bell Telephone Laboratories, Incorporated | Moisture level determination in sealed packages |
US4285002A (en) * | 1978-01-19 | 1981-08-18 | International Computers Limited | Integrated circuit package |
US4530029A (en) * | 1984-03-12 | 1985-07-16 | United Technologies Corporation | Capacitive pressure sensor with low parasitic capacitance |
US4684884A (en) * | 1985-07-02 | 1987-08-04 | Gte Communication Systems Corporation | Universal test circuit for integrated circuit packages |
US4773972A (en) * | 1986-10-30 | 1988-09-27 | Ford Motor Company | Method of making silicon capacitive pressure sensor with glass layer between silicon wafers |
US4868712A (en) * | 1987-02-04 | 1989-09-19 | Woodman John K | Three dimensional integrated circuit package |
US4870224A (en) * | 1988-07-01 | 1989-09-26 | Intel Corporation | Integrated circuit package for surface mount technology |
US5315486A (en) * | 1991-12-16 | 1994-05-24 | General Electric Company | Hermetically packaged HDI electronic system |
US5381039A (en) * | 1993-02-01 | 1995-01-10 | Motorola, Inc. | Hermetic semiconductor device having jumper leads |
US5381804A (en) * | 1992-10-15 | 1995-01-17 | Aspect Medical Systems, Inc. | Monitor and method for acquiring and processing electrical signals relating to bodily functions |
US5592391A (en) * | 1993-03-05 | 1997-01-07 | International Business Machines Corporation | Faraday cage for a printed circuit card |
US5606264A (en) * | 1995-04-21 | 1997-02-25 | Licari; James J. | Moisture sensor for electronic modules |
US5837562A (en) * | 1995-07-07 | 1998-11-17 | The Charles Stark Draper Laboratory, Inc. | Process for bonding a shell to a substrate for packaging a semiconductor |
US5938956A (en) * | 1996-09-10 | 1999-08-17 | Micron Technology, Inc. | Circuit and method for heating an adhesive to package or rework a semiconductor die |
US5955789A (en) * | 1997-04-16 | 1999-09-21 | International Business Machines Corporation | Ball grid array module |
US6022787A (en) * | 1996-03-25 | 2000-02-08 | Micron Technology, Inc. | Method of making a structure for providing signal isolation and decoupling in an integrated circuit device |
US6032064A (en) * | 1996-10-11 | 2000-02-29 | Aspect Medical Systems, Inc. | Electrode array system for measuring electrophysiological signals |
US6074891A (en) * | 1998-06-16 | 2000-06-13 | Delphi Technologies, Inc. | Process for verifying a hermetic seal and semiconductor device therefor |
US6171252B1 (en) * | 1999-04-29 | 2001-01-09 | Medtronic, Inc. | Pressure sensor with increased sensitivity for use with an implantable medical device |
US6221024B1 (en) * | 1998-07-20 | 2001-04-24 | Medtronic, Inc. | Implantable pressure sensor and method of fabrication |
US6278379B1 (en) * | 1998-04-02 | 2001-08-21 | Georgia Tech Research Corporation | System, method, and sensors for sensing physical properties |
US6287256B1 (en) * | 1998-09-03 | 2001-09-11 | Korea Advanced Institute Of Science And Technology | Sealed-type remote pressure-monitoring device and method for fabricating the same |
US6335669B1 (en) * | 1998-12-09 | 2002-01-01 | Mitsubishi Denki Kabushiki Kaisha | RF circuit module |
US6343019B1 (en) * | 1997-12-22 | 2002-01-29 | Micron Technology, Inc. | Apparatus and method of stacking die on a substrate |
US6355501B1 (en) * | 2000-09-21 | 2002-03-12 | International Business Machines Corporation | Three-dimensional chip stacking assembly |
US6394953B1 (en) * | 2000-02-25 | 2002-05-28 | Aspect Medical Systems, Inc. | Electrode array system for measuring electrophysiological signals |
US20020115920A1 (en) * | 2001-01-22 | 2002-08-22 | Rich Collin A. | MEMS capacitive sensor for physiologic parameter measurement |
US6514798B2 (en) * | 2000-08-17 | 2003-02-04 | Micron Technology, Inc. | Stereolithographic methods for fabricating hermetic semiconductor device packages and semiconductor devices including stereolithographically fabricated hermetic packages |
US6515870B1 (en) * | 2000-11-27 | 2003-02-04 | Intel Corporation | Package integrated faraday cage to reduce electromagnetic emissions from an integrated circuit |
US6516808B2 (en) * | 1997-09-12 | 2003-02-11 | Alfred E. Mann Foundation For Scientific Research | Hermetic feedthrough for an implantable device |
US6539253B2 (en) * | 2000-08-26 | 2003-03-25 | Medtronic, Inc. | Implantable medical device incorporating integrated circuit notch filters |
US6555025B1 (en) * | 2000-01-31 | 2003-04-29 | Candescent Technologies Corporation | Tuned sealing material for sealing of a flat panel display |
US6563133B1 (en) * | 2000-08-09 | 2003-05-13 | Ziptronix, Inc. | Method of epitaxial-like wafer bonding at low temperature and bonded structure |
US6566596B1 (en) * | 1997-12-29 | 2003-05-20 | Intel Corporation | Magnetic and electric shielding of on-board devices |
US6566736B1 (en) * | 2001-11-30 | 2003-05-20 | Advanced Micro Devices, Inc. | Die seal for semiconductor device moisture protection |
US6661085B2 (en) * | 2002-02-06 | 2003-12-09 | Intel Corporation | Barrier structure against corrosion and contamination in three-dimensional (3-D) wafer-to-wafer vertical stack |
US6674159B1 (en) * | 2000-05-16 | 2004-01-06 | Sandia National Laboratories | Bi-level microelectronic device package with an integral window |
US20040012083A1 (en) * | 2002-06-19 | 2004-01-22 | Brian Farrell | Electronic and optoelectronic component packaging technique |
US6696369B2 (en) * | 2000-03-31 | 2004-02-24 | Intel Corp | Method of creating shielded structures to protect semiconductor devices |
US6718206B2 (en) * | 2001-10-23 | 2004-04-06 | Medtronic, Inc. | Permanent atrial-his-ventricular sequential pacing |
US20040079277A1 (en) * | 2002-10-23 | 2004-04-29 | Medtronic, Inc. | Method for forming suspended microstructures |
US20040082145A1 (en) * | 2001-10-05 | 2004-04-29 | Frank Reichenbach | Method for joining a silicon plate to a second plate |
US6762072B2 (en) * | 2002-03-06 | 2004-07-13 | Robert Bosch Gmbh | SI wafer-cap wafer bonding method using local laser energy, device produced by the method, and system used in the method |
US6774327B1 (en) * | 2003-09-24 | 2004-08-10 | Agilent Technologies, Inc. | Hermetic seals for electronic components |
US20040186396A1 (en) * | 2000-08-25 | 2004-09-23 | The Cleveland Clinic Foundation | Apparatus and method for assessing loads on adjacent bones |
US20050009246A1 (en) * | 2002-09-25 | 2005-01-13 | Ziptronix, Inc. | Wafer bonding hermetic encapsulation |
US6855115B2 (en) * | 2002-01-22 | 2005-02-15 | Cardiomems, Inc. | Implantable wireless sensor for pressure measurement within the heart |
US6867073B1 (en) * | 2003-10-21 | 2005-03-15 | Ziptronix, Inc. | Single mask via method and device |
US20050065565A1 (en) * | 2000-12-26 | 2005-03-24 | Cardiac Pacemakers, Inc. | System and method for cardiac rhythm management with synchronized pacing protection period |
US6874367B2 (en) * | 2002-05-01 | 2005-04-05 | Sensonor Asa | Pressure sensor |
US20050110131A1 (en) * | 2003-11-24 | 2005-05-26 | Lee Kevin J. | Vertical wafer stacking using an interposer |
US6902987B1 (en) * | 2000-02-16 | 2005-06-07 | Ziptronix, Inc. | Method for low temperature bonding and bonded structure |
US6903918B1 (en) * | 2004-04-20 | 2005-06-07 | Texas Instruments Incorporated | Shielded planar capacitor |
US20050151151A1 (en) * | 2003-04-16 | 2005-07-14 | Hawtof Daniel W. | Hermetically sealed package and method of fabrication of a hermetically sealed package |
US20050224921A1 (en) * | 2001-05-01 | 2005-10-13 | Subhash Gupta | Method for bonding wafers to produce stacked integrated circuits |
US6986965B2 (en) * | 2000-03-24 | 2006-01-17 | Cymbet Corporation | Device enclosures and devices with integrated battery |
US20060076664A1 (en) * | 2004-10-07 | 2006-04-13 | Chien-Hua Chen | 3D interconnect with protruding contacts |
US20060110854A1 (en) * | 2003-10-21 | 2006-05-25 | Horning Robert D | Methods and systems for providing MEMS devices with a top cap and upper sense plate |
US7096580B2 (en) * | 2000-12-08 | 2006-08-29 | Intel Corporation | I/C package/thermal-solution retention mechanism with spring effect |
US7109092B2 (en) * | 2003-05-19 | 2006-09-19 | Ziptronix, Inc. | Method of room temperature covalent bonding |
US7162926B1 (en) * | 2005-08-04 | 2007-01-16 | Kavlico Corporation | Lead embedded pressure sensor |
US20070037379A1 (en) * | 2005-08-11 | 2007-02-15 | Ziptronix | 3D IC method and device |
US7205181B1 (en) * | 1998-03-20 | 2007-04-17 | Mcsp, Llc | Method of forming hermetic wafer scale integrated circuit structure |
US20070090490A1 (en) * | 2005-10-26 | 2007-04-26 | Industrial Technology Research Institute | Wafer-to-wafer stack with supporting pedestal |
US20070107524A1 (en) * | 2005-10-19 | 2007-05-17 | Cardiomems, Inc. | Hermetic chamber with electrical feedthroughs |
US20070128828A1 (en) * | 2005-07-29 | 2007-06-07 | Chien-Hua Chen | Micro electro-mechanical system packaging and interconnect |
US7233048B2 (en) * | 2005-08-26 | 2007-06-19 | Innovative Micro Technology | MEMS device trench plating process and apparatus for through hole vias |
US7238999B2 (en) * | 2005-01-21 | 2007-07-03 | Honeywell International Inc. | High performance MEMS packaging architecture |
US20070158769A1 (en) * | 2005-10-14 | 2007-07-12 | Cardiomems, Inc. | Integrated CMOS-MEMS technology for wired implantable sensors |
US7247517B2 (en) * | 2003-09-30 | 2007-07-24 | Intel Corporation | Method and apparatus for a dual substrate package |
US20070179545A1 (en) * | 2006-01-30 | 2007-08-02 | Warkentin Dwight H | Method and system for controlling pulmonary capillary pressure |
US20070199385A1 (en) * | 2005-11-18 | 2007-08-30 | Cardiomems, Inc. | Capacitor electrode formed on surface of integrated circuit chip |
US7318264B2 (en) * | 2005-03-31 | 2008-01-15 | Medtronic, Inc. | Monolithic integrated circuit/pressure sensor on pacing lead |
US20080027332A1 (en) * | 2006-07-28 | 2008-01-31 | Honeywell International Inc. | Miniature pressure sensor assembly for catheter |
US20080102096A1 (en) * | 2006-09-25 | 2008-05-01 | Ela Medical S.A.S. | Implantable biocompatible component integrating an active sensor for measurement of a physiological parameter, a micro-electromechanical system or an integrated circuit |
US7495462B2 (en) * | 2005-03-24 | 2009-02-24 | Memsic, Inc. | Method of wafer-level packaging using low-aspect ratio through-wafer holes |
US20090057868A1 (en) * | 2007-08-31 | 2009-03-05 | China Wafer Level Csp Ltd. | Wafer Level Chip Size Package For MEMS Devices And Method For Fabricating The Same |
US7540188B2 (en) * | 2006-05-01 | 2009-06-02 | Lynn Karl Wiese | Process condition measuring device with shielding |
US7553582B2 (en) * | 2005-09-06 | 2009-06-30 | Oak Ridge Micro-Energy, Inc. | Getters for thin film battery hermetic package |
US7563692B2 (en) * | 2004-09-20 | 2009-07-21 | General Electric Company | Microelectromechanical system pressure sensor and method for making and using |
US7647836B2 (en) * | 2005-02-10 | 2010-01-19 | Cardiomems, Inc. | Hermetic chamber with electrical feedthroughs |
US7716823B2 (en) * | 2004-04-08 | 2010-05-18 | Hewlett-Packard Development Company, L.P. | Bonding an interconnect to a circuit device and related devices |
US20100148345A1 (en) * | 2008-12-12 | 2010-06-17 | Helmut Eckhardt | Electronic devices including flexible electrical circuits and related methods |
US7778679B2 (en) * | 1997-10-20 | 2010-08-17 | Alfred E. Mann Foundation For Scientific Research | Implantable sensor and integrity tests therefor |
US7886608B2 (en) * | 2008-04-23 | 2011-02-15 | Medtronic, Inc. | Pressure sensor configurations for implantable medical electrical leads |
US7902851B2 (en) * | 2009-06-10 | 2011-03-08 | Medtronic, Inc. | Hermeticity testing |
US7948072B2 (en) * | 2008-07-25 | 2011-05-24 | Industrial Technology Research Institute | Wafer-to-wafer stacking |
US8145324B1 (en) * | 2001-04-13 | 2012-03-27 | Greatbatch Ltd. | Implantable lead bandstop filter employing an inductive coil with parasitic capacitance to enhance MRI compatibility of active medical devices |
US8172760B2 (en) * | 2009-06-18 | 2012-05-08 | Medtronic, Inc. | Medical device encapsulated within bonded dies |
US8513810B2 (en) * | 2008-07-31 | 2013-08-20 | Nec Corporation | Semiconductor device and method of manufacturing same |
Family Cites Families (41)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US743818A (en) * | 1902-04-07 | 1903-11-10 | Bronson Walton Company | Coffee-mill. |
NL8600216A (en) | 1986-01-30 | 1987-08-17 | Philips Nv | METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE |
US4775831A (en) * | 1986-05-19 | 1988-10-04 | The United States Of America As Represented By The Secretary Of The Air Force | In-line determination of presence of liquid phase moisture in sealed IC packages |
US4701826A (en) | 1986-10-30 | 1987-10-20 | Ford Motor Company | High temperature pressure sensor with low parasitic capacitance |
US5059899A (en) | 1990-08-16 | 1991-10-22 | Micron Technology, Inc. | Semiconductor dies and wafers and methods for making |
EP0566156B1 (en) * | 1992-04-17 | 1997-08-27 | Terumo Kabushiki Kaisha | Infrared sensor and method for production thereof |
US5702985A (en) * | 1992-06-26 | 1997-12-30 | Staktek Corporation | Hermetically sealed ceramic integrated circuit heat dissipating package fabrication method |
US6323550B1 (en) * | 1995-06-06 | 2001-11-27 | Analog Devices, Inc. | Package for sealing an integrated circuit die |
US5682065A (en) * | 1996-03-12 | 1997-10-28 | Micron Technology, Inc. | Hermetic chip and method of manufacture |
US6144866A (en) | 1998-10-30 | 2000-11-07 | Medtronic, Inc. | Multiple sensor assembly for medical electric lead |
EP0951068A1 (en) | 1998-04-17 | 1999-10-20 | Interuniversitair Micro-Elektronica Centrum Vzw | Method of fabrication of a microstructure having an inside cavity |
JP4124867B2 (en) | 1998-07-14 | 2008-07-23 | 松下電器産業株式会社 | Conversion device |
US6303977B1 (en) * | 1998-12-03 | 2001-10-16 | Texas Instruments Incorporated | Fully hermetic semiconductor chip, including sealed edge sides |
US6298255B1 (en) | 1999-06-09 | 2001-10-02 | Aspect Medical Systems, Inc. | Smart electrophysiological sensor system with automatic authentication and validation and an interface for a smart electrophysiological sensor system |
US6638784B2 (en) * | 1999-06-24 | 2003-10-28 | Rockwell Collins, Inc. | Hermetic chip scale packaging means and method including self test |
US6297551B1 (en) * | 1999-09-22 | 2001-10-02 | Agere Systems Guardian Corp. | Integrated circuit packages with improved EMI characteristics |
US6500694B1 (en) | 2000-03-22 | 2002-12-31 | Ziptronix, Inc. | Three dimensional device integration method and integrated device |
US6984571B1 (en) | 1999-10-01 | 2006-01-10 | Ziptronix, Inc. | Three dimensional device integration method and integrated device |
US6477901B1 (en) | 1999-12-21 | 2002-11-12 | Integrated Sensing Systems, Inc. | Micromachined fluidic apparatus |
JP3507978B2 (en) | 2000-02-23 | 2004-03-15 | 株式会社日立製作所 | Capacitive pressure sensor |
US6486534B1 (en) * | 2001-02-16 | 2002-11-26 | Ashvattha Semiconductor, Inc. | Integrated circuit die having an interference shield |
US7147604B1 (en) | 2002-08-07 | 2006-12-12 | Cardiomems, Inc. | High Q factor sensor |
US6806557B2 (en) * | 2002-09-30 | 2004-10-19 | Motorola, Inc. | Hermetically sealed microdevices having a single crystalline silicon getter for maintaining vacuum |
US7141883B2 (en) | 2002-10-15 | 2006-11-28 | Silicon Laboratories Inc. | Integrated circuit package configuration incorporating shielded circuit element structure |
JP2004214561A (en) * | 2003-01-08 | 2004-07-29 | Oki Electric Ind Co Ltd | Semiconductor device and method for manufacturing same |
US6962835B2 (en) * | 2003-02-07 | 2005-11-08 | Ziptronix, Inc. | Method for room temperature metal direct bonding |
EP1522521B1 (en) | 2003-10-10 | 2015-12-09 | Infineon Technologies AG | Capacitive sensor |
US7557433B2 (en) | 2004-10-25 | 2009-07-07 | Mccain Joseph H | Microelectronic device with integrated energy source |
US7114397B2 (en) | 2004-03-12 | 2006-10-03 | General Electric Company | Microelectromechanical system pressure sensor and method for making and using |
US20050284815A1 (en) | 2004-06-28 | 2005-12-29 | Integrated Sensing Systems, Inc. | Medical treatment system and method |
EP1827583B1 (en) | 2004-12-22 | 2013-01-23 | Proteus Digital Health, Inc. | Implantable hermetically sealed structures |
EP1864784A1 (en) | 2005-03-31 | 2007-12-12 | Rohm Co., Ltd. | Method for bonding substrates, method for forming chip, and chip |
US7462552B2 (en) * | 2005-05-23 | 2008-12-09 | Ziptronix, Inc. | Method of detachable direct bonding at low temperatures |
US7829363B2 (en) | 2006-05-22 | 2010-11-09 | Cardiomems, Inc. | Method and apparatus for microjoining dissimilar materials |
DE102007008540A1 (en) | 2007-02-21 | 2008-08-28 | Friedrich-Schiller-Universität Jena | Method for laser-supported bonding, bonded substrates and their use |
US8135479B2 (en) | 2008-04-23 | 2012-03-13 | Medtronic, Inc. | Sensor assemblies for implantable medical electrical leads |
EP2416841B1 (en) | 2009-04-08 | 2015-09-23 | Saluda Medical Pty Limited | Electronics package for an active implantable medical device |
US8181688B2 (en) | 2009-04-16 | 2012-05-22 | Suss Microtec Lithography, Gmbh | Apparatus for temporary wafer bonding and debonding |
US9171721B2 (en) | 2010-10-26 | 2015-10-27 | Medtronic, Inc. | Laser assisted direct bonding |
US8796109B2 (en) | 2010-12-23 | 2014-08-05 | Medtronic, Inc. | Techniques for bonding substrates using an intermediate layer |
US8424388B2 (en) | 2011-01-28 | 2013-04-23 | Medtronic, Inc. | Implantable capacitive pressure sensor apparatus and methods regarding same |
-
2009
- 2009-09-29 US US12/569,431 patent/US20100314149A1/en not_active Abandoned
- 2009-09-29 US US12/569,474 patent/US7902851B2/en not_active Expired - Fee Related
- 2009-09-29 US US12/569,504 patent/US8072056B2/en active Active
- 2009-09-29 US US12/569,525 patent/US8125058B2/en active Active
-
2011
- 2011-11-22 US US13/302,725 patent/US8263436B2/en active Active
-
2012
- 2012-08-24 US US13/593,549 patent/US8389331B2/en active Active
-
2014
- 2014-06-25 US US14/314,540 patent/US20140374145A1/en not_active Abandoned
Patent Citations (102)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3388301A (en) * | 1964-12-09 | 1968-06-11 | Signetics Corp | Multichip integrated circuit assembly with interconnection structure |
US3943557A (en) * | 1974-02-19 | 1976-03-09 | Plessey Incorporated | Semiconductor package with integral hermeticity detector |
US4285002A (en) * | 1978-01-19 | 1981-08-18 | International Computers Limited | Integrated circuit package |
US4224565A (en) * | 1978-06-05 | 1980-09-23 | Bell Telephone Laboratories, Incorporated | Moisture level determination in sealed packages |
US4530029A (en) * | 1984-03-12 | 1985-07-16 | United Technologies Corporation | Capacitive pressure sensor with low parasitic capacitance |
US4684884A (en) * | 1985-07-02 | 1987-08-04 | Gte Communication Systems Corporation | Universal test circuit for integrated circuit packages |
US4773972A (en) * | 1986-10-30 | 1988-09-27 | Ford Motor Company | Method of making silicon capacitive pressure sensor with glass layer between silicon wafers |
US4868712A (en) * | 1987-02-04 | 1989-09-19 | Woodman John K | Three dimensional integrated circuit package |
US4870224A (en) * | 1988-07-01 | 1989-09-26 | Intel Corporation | Integrated circuit package for surface mount technology |
US5315486A (en) * | 1991-12-16 | 1994-05-24 | General Electric Company | Hermetically packaged HDI electronic system |
US5381804A (en) * | 1992-10-15 | 1995-01-17 | Aspect Medical Systems, Inc. | Monitor and method for acquiring and processing electrical signals relating to bodily functions |
US5381039A (en) * | 1993-02-01 | 1995-01-10 | Motorola, Inc. | Hermetic semiconductor device having jumper leads |
US5592391A (en) * | 1993-03-05 | 1997-01-07 | International Business Machines Corporation | Faraday cage for a printed circuit card |
US5606264A (en) * | 1995-04-21 | 1997-02-25 | Licari; James J. | Moisture sensor for electronic modules |
US5837562A (en) * | 1995-07-07 | 1998-11-17 | The Charles Stark Draper Laboratory, Inc. | Process for bonding a shell to a substrate for packaging a semiconductor |
US6022787A (en) * | 1996-03-25 | 2000-02-08 | Micron Technology, Inc. | Method of making a structure for providing signal isolation and decoupling in an integrated circuit device |
US5938956A (en) * | 1996-09-10 | 1999-08-17 | Micron Technology, Inc. | Circuit and method for heating an adhesive to package or rework a semiconductor die |
US6032064A (en) * | 1996-10-11 | 2000-02-29 | Aspect Medical Systems, Inc. | Electrode array system for measuring electrophysiological signals |
US5955789A (en) * | 1997-04-16 | 1999-09-21 | International Business Machines Corporation | Ball grid array module |
US6516808B2 (en) * | 1997-09-12 | 2003-02-11 | Alfred E. Mann Foundation For Scientific Research | Hermetic feedthrough for an implantable device |
US7778679B2 (en) * | 1997-10-20 | 2010-08-17 | Alfred E. Mann Foundation For Scientific Research | Implantable sensor and integrity tests therefor |
US6343019B1 (en) * | 1997-12-22 | 2002-01-29 | Micron Technology, Inc. | Apparatus and method of stacking die on a substrate |
US6566596B1 (en) * | 1997-12-29 | 2003-05-20 | Intel Corporation | Magnetic and electric shielding of on-board devices |
US7205181B1 (en) * | 1998-03-20 | 2007-04-17 | Mcsp, Llc | Method of forming hermetic wafer scale integrated circuit structure |
US6278379B1 (en) * | 1998-04-02 | 2001-08-21 | Georgia Tech Research Corporation | System, method, and sensors for sensing physical properties |
US6074891A (en) * | 1998-06-16 | 2000-06-13 | Delphi Technologies, Inc. | Process for verifying a hermetic seal and semiconductor device therefor |
US6555856B1 (en) * | 1998-06-16 | 2003-04-29 | Delphi Technologies, Inc. | Semiconductor device with means for verifying a hermetic seal therefor |
US6221024B1 (en) * | 1998-07-20 | 2001-04-24 | Medtronic, Inc. | Implantable pressure sensor and method of fabrication |
US6287256B1 (en) * | 1998-09-03 | 2001-09-11 | Korea Advanced Institute Of Science And Technology | Sealed-type remote pressure-monitoring device and method for fabricating the same |
US6335669B1 (en) * | 1998-12-09 | 2002-01-01 | Mitsubishi Denki Kabushiki Kaisha | RF circuit module |
US6171252B1 (en) * | 1999-04-29 | 2001-01-09 | Medtronic, Inc. | Pressure sensor with increased sensitivity for use with an implantable medical device |
US6555025B1 (en) * | 2000-01-31 | 2003-04-29 | Candescent Technologies Corporation | Tuned sealing material for sealing of a flat panel display |
US6902987B1 (en) * | 2000-02-16 | 2005-06-07 | Ziptronix, Inc. | Method for low temperature bonding and bonded structure |
US7041178B2 (en) * | 2000-02-16 | 2006-05-09 | Ziptronix, Inc. | Method for low temperature bonding and bonded structure |
US6394953B1 (en) * | 2000-02-25 | 2002-05-28 | Aspect Medical Systems, Inc. | Electrode array system for measuring electrophysiological signals |
US6986965B2 (en) * | 2000-03-24 | 2006-01-17 | Cymbet Corporation | Device enclosures and devices with integrated battery |
US6696369B2 (en) * | 2000-03-31 | 2004-02-24 | Intel Corp | Method of creating shielded structures to protect semiconductor devices |
US20060033204A1 (en) * | 2000-03-31 | 2006-02-16 | David Fraser | Method of creating shielded structures to protect semiconductor devices |
US7759774B2 (en) * | 2000-03-31 | 2010-07-20 | Intel Corporation | Shielded structures to protect semiconductor devices |
US6674159B1 (en) * | 2000-05-16 | 2004-01-06 | Sandia National Laboratories | Bi-level microelectronic device package with an integral window |
US6563133B1 (en) * | 2000-08-09 | 2003-05-13 | Ziptronix, Inc. | Method of epitaxial-like wafer bonding at low temperature and bonded structure |
US6514798B2 (en) * | 2000-08-17 | 2003-02-04 | Micron Technology, Inc. | Stereolithographic methods for fabricating hermetic semiconductor device packages and semiconductor devices including stereolithographically fabricated hermetic packages |
US20040186396A1 (en) * | 2000-08-25 | 2004-09-23 | The Cleveland Clinic Foundation | Apparatus and method for assessing loads on adjacent bones |
US6539253B2 (en) * | 2000-08-26 | 2003-03-25 | Medtronic, Inc. | Implantable medical device incorporating integrated circuit notch filters |
US6355501B1 (en) * | 2000-09-21 | 2002-03-12 | International Business Machines Corporation | Three-dimensional chip stacking assembly |
US6515870B1 (en) * | 2000-11-27 | 2003-02-04 | Intel Corporation | Package integrated faraday cage to reduce electromagnetic emissions from an integrated circuit |
US7096580B2 (en) * | 2000-12-08 | 2006-08-29 | Intel Corporation | I/C package/thermal-solution retention mechanism with spring effect |
US7403818B2 (en) * | 2000-12-26 | 2008-07-22 | Cardiac Pacemakers, Inc. | System and method for cardiac rhythm management with synchronized pacing protection period |
US20050065565A1 (en) * | 2000-12-26 | 2005-03-24 | Cardiac Pacemakers, Inc. | System and method for cardiac rhythm management with synchronized pacing protection period |
US20020115920A1 (en) * | 2001-01-22 | 2002-08-22 | Rich Collin A. | MEMS capacitive sensor for physiologic parameter measurement |
US8145324B1 (en) * | 2001-04-13 | 2012-03-27 | Greatbatch Ltd. | Implantable lead bandstop filter employing an inductive coil with parasitic capacitance to enhance MRI compatibility of active medical devices |
US20050224921A1 (en) * | 2001-05-01 | 2005-10-13 | Subhash Gupta | Method for bonding wafers to produce stacked integrated circuits |
US20040082145A1 (en) * | 2001-10-05 | 2004-04-29 | Frank Reichenbach | Method for joining a silicon plate to a second plate |
US6718206B2 (en) * | 2001-10-23 | 2004-04-06 | Medtronic, Inc. | Permanent atrial-his-ventricular sequential pacing |
US6566736B1 (en) * | 2001-11-30 | 2003-05-20 | Advanced Micro Devices, Inc. | Die seal for semiconductor device moisture protection |
US6855115B2 (en) * | 2002-01-22 | 2005-02-15 | Cardiomems, Inc. | Implantable wireless sensor for pressure measurement within the heart |
US6661085B2 (en) * | 2002-02-06 | 2003-12-09 | Intel Corporation | Barrier structure against corrosion and contamination in three-dimensional (3-D) wafer-to-wafer vertical stack |
US6762072B2 (en) * | 2002-03-06 | 2004-07-13 | Robert Bosch Gmbh | SI wafer-cap wafer bonding method using local laser energy, device produced by the method, and system used in the method |
US6874367B2 (en) * | 2002-05-01 | 2005-04-05 | Sensonor Asa | Pressure sensor |
US20040012083A1 (en) * | 2002-06-19 | 2004-01-22 | Brian Farrell | Electronic and optoelectronic component packaging technique |
US20050009246A1 (en) * | 2002-09-25 | 2005-01-13 | Ziptronix, Inc. | Wafer bonding hermetic encapsulation |
US20040079277A1 (en) * | 2002-10-23 | 2004-04-29 | Medtronic, Inc. | Method for forming suspended microstructures |
US20050151151A1 (en) * | 2003-04-16 | 2005-07-14 | Hawtof Daniel W. | Hermetically sealed package and method of fabrication of a hermetically sealed package |
US7109092B2 (en) * | 2003-05-19 | 2006-09-19 | Ziptronix, Inc. | Method of room temperature covalent bonding |
US6774327B1 (en) * | 2003-09-24 | 2004-08-10 | Agilent Technologies, Inc. | Hermetic seals for electronic components |
US7247517B2 (en) * | 2003-09-30 | 2007-07-24 | Intel Corporation | Method and apparatus for a dual substrate package |
US20060110854A1 (en) * | 2003-10-21 | 2006-05-25 | Horning Robert D | Methods and systems for providing MEMS devices with a top cap and upper sense plate |
US6867073B1 (en) * | 2003-10-21 | 2005-03-15 | Ziptronix, Inc. | Single mask via method and device |
US7396698B2 (en) * | 2003-10-21 | 2008-07-08 | Honeywell International Inc. | Methods and systems for providing MEMS devices with a top cap and upper sense plate |
US20050110131A1 (en) * | 2003-11-24 | 2005-05-26 | Lee Kevin J. | Vertical wafer stacking using an interposer |
US7716823B2 (en) * | 2004-04-08 | 2010-05-18 | Hewlett-Packard Development Company, L.P. | Bonding an interconnect to a circuit device and related devices |
US6903918B1 (en) * | 2004-04-20 | 2005-06-07 | Texas Instruments Incorporated | Shielded planar capacitor |
US7563692B2 (en) * | 2004-09-20 | 2009-07-21 | General Electric Company | Microelectromechanical system pressure sensor and method for making and using |
US20060076664A1 (en) * | 2004-10-07 | 2006-04-13 | Chien-Hua Chen | 3D interconnect with protruding contacts |
US7238999B2 (en) * | 2005-01-21 | 2007-07-03 | Honeywell International Inc. | High performance MEMS packaging architecture |
US7647836B2 (en) * | 2005-02-10 | 2010-01-19 | Cardiomems, Inc. | Hermetic chamber with electrical feedthroughs |
US7495462B2 (en) * | 2005-03-24 | 2009-02-24 | Memsic, Inc. | Method of wafer-level packaging using low-aspect ratio through-wafer holes |
US7318264B2 (en) * | 2005-03-31 | 2008-01-15 | Medtronic, Inc. | Monolithic integrated circuit/pressure sensor on pacing lead |
US20070128828A1 (en) * | 2005-07-29 | 2007-06-07 | Chien-Hua Chen | Micro electro-mechanical system packaging and interconnect |
US7162926B1 (en) * | 2005-08-04 | 2007-01-16 | Kavlico Corporation | Lead embedded pressure sensor |
US20070037379A1 (en) * | 2005-08-11 | 2007-02-15 | Ziptronix | 3D IC method and device |
US7485968B2 (en) * | 2005-08-11 | 2009-02-03 | Ziptronix, Inc. | 3D IC method and device |
US7233048B2 (en) * | 2005-08-26 | 2007-06-19 | Innovative Micro Technology | MEMS device trench plating process and apparatus for through hole vias |
US7553582B2 (en) * | 2005-09-06 | 2009-06-30 | Oak Ridge Micro-Energy, Inc. | Getters for thin film battery hermetic package |
US20070158769A1 (en) * | 2005-10-14 | 2007-07-12 | Cardiomems, Inc. | Integrated CMOS-MEMS technology for wired implantable sensors |
US20070107524A1 (en) * | 2005-10-19 | 2007-05-17 | Cardiomems, Inc. | Hermetic chamber with electrical feedthroughs |
US7748277B2 (en) * | 2005-10-19 | 2010-07-06 | Cardiomems, Inc. | Hermetic chamber with electrical feedthroughs |
US20070090490A1 (en) * | 2005-10-26 | 2007-04-26 | Industrial Technology Research Institute | Wafer-to-wafer stack with supporting pedestal |
US20070199385A1 (en) * | 2005-11-18 | 2007-08-30 | Cardiomems, Inc. | Capacitor electrode formed on surface of integrated circuit chip |
US20070179545A1 (en) * | 2006-01-30 | 2007-08-02 | Warkentin Dwight H | Method and system for controlling pulmonary capillary pressure |
US7540188B2 (en) * | 2006-05-01 | 2009-06-02 | Lynn Karl Wiese | Process condition measuring device with shielding |
US20080027332A1 (en) * | 2006-07-28 | 2008-01-31 | Honeywell International Inc. | Miniature pressure sensor assembly for catheter |
US20080102096A1 (en) * | 2006-09-25 | 2008-05-01 | Ela Medical S.A.S. | Implantable biocompatible component integrating an active sensor for measurement of a physiological parameter, a micro-electromechanical system or an integrated circuit |
US20090057868A1 (en) * | 2007-08-31 | 2009-03-05 | China Wafer Level Csp Ltd. | Wafer Level Chip Size Package For MEMS Devices And Method For Fabricating The Same |
US7781250B2 (en) * | 2007-08-31 | 2010-08-24 | China Wafer Level Csp Ltd. | Wafer level chip size package for MEMS devices and method for fabricating the same |
US7886608B2 (en) * | 2008-04-23 | 2011-02-15 | Medtronic, Inc. | Pressure sensor configurations for implantable medical electrical leads |
US7948072B2 (en) * | 2008-07-25 | 2011-05-24 | Industrial Technology Research Institute | Wafer-to-wafer stacking |
US8513810B2 (en) * | 2008-07-31 | 2013-08-20 | Nec Corporation | Semiconductor device and method of manufacturing same |
US20100148345A1 (en) * | 2008-12-12 | 2010-06-17 | Helmut Eckhardt | Electronic devices including flexible electrical circuits and related methods |
US7902851B2 (en) * | 2009-06-10 | 2011-03-08 | Medtronic, Inc. | Hermeticity testing |
US8125058B2 (en) * | 2009-06-10 | 2012-02-28 | Medtronic, Inc. | Faraday cage for circuitry using substrates |
US8172760B2 (en) * | 2009-06-18 | 2012-05-08 | Medtronic, Inc. | Medical device encapsulated within bonded dies |
Cited By (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8263436B2 (en) | 2009-06-10 | 2012-09-11 | Medtronic, Inc. | Apparatus for restricting moisture ingress |
US8389331B2 (en) | 2009-06-10 | 2013-03-05 | Medtronic, Inc. | Apparatus for restricting moisture ingress |
US8125058B2 (en) | 2009-06-10 | 2012-02-28 | Medtronic, Inc. | Faraday cage for circuitry using substrates |
US8172760B2 (en) | 2009-06-18 | 2012-05-08 | Medtronic, Inc. | Medical device encapsulated within bonded dies |
US9431312B2 (en) | 2010-10-26 | 2016-08-30 | Medtronic, Inc. | Wafer-scale package including power source |
US8666505B2 (en) | 2010-10-26 | 2014-03-04 | Medtronic, Inc. | Wafer-scale package including power source |
US9318400B2 (en) | 2010-10-26 | 2016-04-19 | Medtronic, Inc. | Wafer-scale package including power source |
US8424388B2 (en) | 2011-01-28 | 2013-04-23 | Medtronic, Inc. | Implantable capacitive pressure sensor apparatus and methods regarding same |
CN105529279A (en) * | 2014-10-16 | 2016-04-27 | 格罗方德半导体公司 | Bond pad structure for low temperature flip chip bonding |
US9536848B2 (en) * | 2014-10-16 | 2017-01-03 | Globalfoundries Inc. | Bond pad structure for low temperature flip chip bonding |
US20170040274A1 (en) * | 2014-10-16 | 2017-02-09 | Globalfoundries Inc. | Bond pad structure for low temperature flip chip bonding |
US20160111386A1 (en) * | 2014-10-16 | 2016-04-21 | Globalfoundries Inc. | Bond pad structure for low temperature flip chip bonding |
US10813238B2 (en) | 2014-12-24 | 2020-10-20 | Medtronic, Inc. | Hermetically-sealed packages including feedthrough assemblies |
US9865533B2 (en) | 2014-12-24 | 2018-01-09 | Medtronic, Inc. | Feedthrough assemblies |
US9968794B2 (en) | 2014-12-24 | 2018-05-15 | Medtronic, Inc. | Implantable medical device system including feedthrough assembly and method of forming same |
US10136535B2 (en) | 2014-12-24 | 2018-11-20 | Medtronic, Inc. | Hermetically-sealed packages including feedthrough assemblies |
US11950387B2 (en) | 2014-12-24 | 2024-04-02 | Medtronic, Inc. | Methods for forming hermetically-sealed packages including feedthrough assemblies |
US10535596B2 (en) | 2014-12-24 | 2020-01-14 | Medtronic, Inc. | Feedthrough assemblies and methods of forming same |
US10098589B2 (en) | 2015-12-21 | 2018-10-16 | Medtronic, Inc. | Sealed package and method of forming same |
US10765372B2 (en) | 2015-12-21 | 2020-09-08 | Medtronic, Inc. | Sealed package and method of forming same |
US11419552B2 (en) | 2015-12-21 | 2022-08-23 | Medtronic, Inc. | Sealed package and method of forming same |
US11744518B2 (en) | 2015-12-21 | 2023-09-05 | Medtronic, Inc. | Sealed package and method of forming same |
US10420509B2 (en) | 2015-12-21 | 2019-09-24 | Medtronic, Inc. | Sealed package and method of forming same |
US11373963B2 (en) | 2019-04-12 | 2022-06-28 | Invensas Bonding Technologies, Inc. | Protective elements for bonded structures |
US11610846B2 (en) * | 2019-04-12 | 2023-03-21 | Adeia Semiconductor Bonding Technologies Inc. | Protective elements for bonded structures including an obstructive element |
US11728287B2 (en) | 2019-04-12 | 2023-08-15 | Adeia Semiconductor Bonding Technologies Inc. | Wafer-level bonding of obstructive elements |
US11848284B2 (en) | 2019-04-12 | 2023-12-19 | Adeia Semiconductor Bonding Technologies Inc. | Protective elements for bonded structures |
US11385278B2 (en) | 2019-05-23 | 2022-07-12 | Invensas Bonding Technologies, Inc. | Security circuitry for bonded structures |
US11324944B1 (en) * | 2019-07-23 | 2022-05-10 | Verily Life Sciences Llc | Flexible cable assembly for medical implantation |
Also Published As
Publication number | Publication date |
---|---|
US20100315110A1 (en) | 2010-12-16 |
US8263436B2 (en) | 2012-09-11 |
US20100314733A1 (en) | 2010-12-16 |
US20120064670A1 (en) | 2012-03-15 |
US8072056B2 (en) | 2011-12-06 |
US8125058B2 (en) | 2012-02-28 |
US20140374145A1 (en) | 2014-12-25 |
US20100314726A1 (en) | 2010-12-16 |
US20120311855A1 (en) | 2012-12-13 |
US8389331B2 (en) | 2013-03-05 |
US7902851B2 (en) | 2011-03-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20100314149A1 (en) | Hermetically-sealed electrical circuit apparatus | |
US10672974B2 (en) | Microfabricated ultrasonic transducers and related apparatus and methods | |
US11828729B2 (en) | Microfabricated ultrasonic transducers and related apparatus and methods | |
US7071546B2 (en) | Space-saving packaging of electronic circuits | |
US7898074B2 (en) | Electronic devices including flexible electrical circuits and related methods | |
US5591678A (en) | Process of manufacturing a microelectric device using a removable support substrate and etch-stop | |
US20160009544A1 (en) | Microfabricated ultrasonic transducers and related apparatus and methods | |
WO2007021639A3 (en) | 3d ic method and device | |
JP2016523729A (en) | MEMS device and method of manufacturing | |
EP3381050B1 (en) | Embedded metallic structures in glass | |
CN107697882B (en) | Process for manufacturing a semiconductor device and corresponding semiconductor device | |
CN104409421B (en) | A kind of integrated technique of vertical channel memory device and control device | |
US8426233B1 (en) | Methods of packaging microelectromechanical resonators | |
CN110459483A (en) | A kind of manufacturing method and semiconductor laminated packaging method of capacitance component | |
US20230037849A1 (en) | Method and system for fabricating a mems device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MEDTRONIC, INC., MINNESOTA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GERRISH, PAUL F.;BATCHELDER, GEOFFREY;FENNER, ANDREAS ARMIN;AND OTHERS;REEL/FRAME:023301/0787 Effective date: 20090923 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |