Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS20110115066 A1
Publication typeApplication
Application numberUS 12/622,415
Publication dateMay 19, 2011
Priority dateNov 19, 2009
Also published asCN102074516A, CN102074516B, US8030750
Publication number12622415, 622415, US 2011/0115066 A1, US 2011/115066 A1, US 20110115066 A1, US 20110115066A1, US 2011115066 A1, US 2011115066A1, US-A1-20110115066, US-A1-2011115066, US2011/0115066A1, US2011/115066A1, US20110115066 A1, US20110115066A1, US2011115066 A1, US2011115066A1
InventorsSeokbong Kim, Yeonsun Yun, Yuyong Lee
Original AssigneeSeokbong Kim, Yeonsun Yun, Yuyong Lee
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Semiconductor device packages with electromagnetic interference shielding
US 20110115066 A1
Abstract
Described herein are semiconductor device packages with EMI shielding and related methods. In one embodiment, a semiconductor device package includes a circuit substrate, an electronic device, an encapsulant, and a conductive layer. The substrate includes a carrying surface, an opposing bottom surface, and a pad. The device is disposed adjacent to the carrying surface and is electrically connected to the substrate. The encapsulant is disposed adjacent to the carrying surface, encapsulates the device, and includes a center portion and a surrounding peripheral portion that is less thick than the center portion. An opening exposing the pad is formed in the peripheral portion. The conductive layer conformally covers the encapsulant and traverses the opening to connect to the pad.
Images(12)
Previous page
Next page
Claims(20)
1. A semiconductor device package, comprising:
a circuit substrate including:
a carrying surface;
a bottom surface opposite the carrying surface; and
a pad;
an electronic device disposed adjacent to the carrying surface and electrically connected to the circuit substrate;
an encapsulant disposed adjacent to the carrying surface and encapsulating the electronic device, the encapsulant comprising a center portion and a peripheral portion surrounding the center portion, wherein:
a thickness of the peripheral portion is less than a thickness of the center portion;
an opening exposing the pad of the circuit substrate is formed in the peripheral portion; and
a conductive layer conformally covering the encapsulant and traversing the opening to connect to the pad of the circuit substrate.
2. The semiconductor device package of claim 1, wherein:
the circuit substrate includes a lateral surface extending between the carrying surface and the bottom surface;
the peripheral portion of the encapsulant includes a lateral surface; and
the lateral surface of the peripheral portion is substantially coplanar with the lateral surface of the circuit substrate.
3. The semiconductor device package of claim 1, wherein the thickness of the peripheral portion is substantially uniform.
4. The semiconductor device package of claim 1, wherein the opening exposes a top surface of the pad, and the conductive layer covers a sidewall of the opening and the top surface of the pad.
5. The semiconductor device package of claim 4, wherein the pad is disposed adjacent to the carrying surface of the circuit substrate.
6. The semiconductor device package of claim 1, wherein:
the pad is disposed within the circuit substrate;
the opening penetrates both the peripheral portion of the encapsulant and the circuit substrate; and
the conductive layer covers a sidewall of the opening and connects to the pad, the pad being exposed at the sidewall.
7. The semiconductor device package of claim 6, wherein the pad is disposed adjacent to the carrying surface or disposed adjacent to the bottom surface.
8. The semiconductor device package of claim 1, further comprising a filler disposed in the opening.
9. The package structure according to claim 1, wherein the pad is grounded.
10. The semiconductor device package of claim 1, wherein the opening comprises a circular hole, a linear slot or a ring-shaped trench.
11. A method of forming a semiconductor device package, comprising:
providing a circuit substrate strip including:
a carrying surface;
a bottom surface opposite the carrying surface; and
a circuit substrate;
disposing an electronic device adjacent to the carrying surface, wherein the electronic device is bonded to the circuit substrate;
forming an encapsulant disposed adjacent to the carrying surface and encapsulating the electronic device;
performing a half-cutting of the encapsulant along a border of the circuit substrate to form a peripheral portion of the encapsulant extending along the border of the circuit substrate, wherein a thickness of the peripheral portion is less than a thickness of a center portion of the encapsulant;
forming an opening in the peripheral portion to expose a pad of the circuit substrate; and
forming a conductive layer to conformally cover the encapsulant, wherein the conductive layer is connected to the pad of the circuit substrate through the opening.
12. The method of claim 11, wherein the thickness of the peripheral portion is substantially uniform.
13. The method of claim 11, further comprising performing a full-cutting of the peripheral portion of the encapsulant along the border of the circuit substrate to separate the circuit substrate from a remainder of the circuit substrate strip and to separate the peripheral portion from a remainder of the encapsulant.
14. The method of claim 11, wherein forming the opening comprises laser drilling.
15. The method of claim 14, wherein the pad is disposed adjacent to the carrying surface of the circuit substrate strip.
16. The method of claim 14, wherein the conductive layer covers a sidewall of the opening and a top surface of the pad.
17. The method of claim 11, wherein forming the opening comprises mechanical drilling.
18. The method of claim 17, wherein the pad is disposed in an inner layer of the circuit substrate strip, and the opening penetrates both the peripheral portion of the encapsulant and the circuit substrate strip.
19. The method of claim 17, wherein the conductive layer covers a sidewall of the opening and connects to the pad exposed at the sidewall.
20. The method of claim 11, further comprising filling the opening after forming the conductive layer, wherein filling the opening comprises electroplating a metal material or printing a non-conductive material into the opening.
Description
    FIELD OF THE INVENTION
  • [0001]
    The present invention generally relates to semiconductor device packages. More particularly, the invention relates to semiconductor device packages with electromagnetic interference shielding.
  • BACKGROUND
  • [0002]
    Semiconductor devices have become progressively more complex, driven at least in part by the demand for enhanced processing speeds and smaller sizes. While the benefits of enhanced processing speeds and smaller sizes are apparent, these characteristics of semiconductor devices also can create problems. In particular, higher clock speeds can involve more frequent transitions between signal levels, which, in turn, can lead to a higher level of electromagnetic emissions at higher frequencies or shorter wavelengths. Electromagnetic emissions can radiate from a source semiconductor device, and can be incident upon neighboring semiconductor devices. If the level of electromagnetic emissions at a neighboring semiconductor device is sufficiently high, these emissions can adversely affect the operation of that semiconductor device. This phenomenon is sometimes referred to as electromagnetic interference (“EMI”). Smaller sizes of semiconductor devices can exacerbate EMI by providing a higher density of those semiconductor devices within an overall electronic system, and, thus, a higher level of undesired electromagnetic emissions at a neighboring semiconductor device.
  • [0003]
    One way to reduce EMI is to shield a set of semiconductor devices within a semiconductor device package. In particular, shielding can be accomplished by including an electrically conductive casing or housing that is electrically grounded and is secured to an exterior of the package. When electromagnetic emissions from an interior of the package strike an inner surface of the casing, at least a portion of these emissions can be electrically shorted, thereby reducing the level of emissions that can pass through the casing and adversely affect neighboring semiconductor devices. Similarly, when electromagnetic emissions from a neighboring semiconductor device strike an outer surface of the casing, a similar electrical shorting can occur to reduce EMI of semiconductor devices within the package.
  • [0004]
    While an electrically conductive casing can reduce EMI, the use of the casing can suffer from a number of disadvantages. In particular, the casing is typically secured to an exterior of a semiconductor device package by an adhesive. Unfortunately, the casing can be prone to peeling or falling off, since binding characteristics of the adhesive can be adversely affected by temperature, humidity, and other environmental conditions. Also, when securing the casing to the package, the size and shape of the casing and the size and shape of the package should match within relatively small tolerance levels. This matching of sizes and shapes and associated precision in relative positioning of the casing and the package can render manufacturing operations costly and time consuming. Because of this matching of sizes and shapes, it also follows that semiconductor device packages of different sizes and shapes can require different casings, which can further increase manufacturing cost and time to accommodate the different packages.
  • [0005]
    It is against this background that a need arose to develop the semiconductor device packages and related methods described herein.
  • SUMMARY
  • [0006]
    Accordingly, one aspect of the present invention is directed to a semiconductor device package with electromagnetic interference shielding.
  • [0007]
    In one embodiment, a semiconductor device package includes a circuit substrate, an electronic device, an encapsulant, and a conductive layer. The circuit substrate includes a carrying surface, a bottom surface opposite the carrying surface, and a pad. The electronic device is disposed adjacent to the carrying surface and is electrically connected to the circuit substrate. The encapsulant is disposed adjacent to the carrying surface and encapsulates the electronic device. The encapsulant includes a center portion and a peripheral portion surrounding the center portion. A thickness of the peripheral portion is less than a thickness of the center portion, and an opening exposing the pad of the circuit substrate is formed in the peripheral portion. The conductive layer conformally covers the encapsulant and traverses the opening to connect to the pad of the circuit substrate.
  • [0008]
    In addition, the circuit substrate may include a lateral surface extending between the carrying surface and the bottom surface. The peripheral portion of the encapsulant may include a lateral surface. The lateral surface of the peripheral portion may be substantially coplanar with the lateral surface of the circuit substrate.
  • [0009]
    In addition, the thickness of the peripheral portion may be substantially uniform.
  • [0010]
    In addition, the thickness of the conductive layer may be substantially uniform.
  • [0011]
    In addition, the opening may expose a top surface of the pad, and the conductive layer may cover a sidewall of the opening and the top surface of the pad. The pad may be disposed adjacent to the carrying surface of the circuit substrate.
  • [0012]
    In addition, the pad may be disposed within the circuit substrate, the opening may penetrate both the peripheral portion of the encapsulant and the circuit substrate, and the conductive layer may cover a sidewall of the opening and may connect to the pad. The pad may be exposed at the sidewall. The pad may also be disposed adjacent to the carrying surface or disposed adjacent to the bottom surface.
  • [0013]
    In addition, the semiconductor device package may further include a filler disposed in the opening.
  • [0014]
    In addition, the pad may be grounded.
  • [0015]
    In addition, the opening may include a circular hole, a linear slot, or a ring-shaped trench.
  • [0016]
    Another aspect of the present invention is further directed to methods of forming a semiconductor device package with electromagnetic interference shielding. In one embodiment, a method of forming a semiconductor device package includes: (1) providing a circuit substrate strip including a carrying surface, a bottom surface opposite the carrying surface, and a circuit substrate; (2) disposing an electronic device adjacent to the carrying surface, where the electronic device is bonded to the circuit substrate; (3) forming an encapsulant disposed adjacent to the carrying surface and encapsulating the electronic device; (4) performing a half-cutting of the encapsulant along a border of the circuit substrate to form a peripheral portion of the encapsulant extending along the border of the circuit substrate, where a thickness of the peripheral portion is less than a thickness of a center portion of the encapsulant; (5) forming an opening in the peripheral portion to expose a pad of the circuit substrate; and (6) forming a conductive layer to conformally cover the encapsulant, where the conductive layer is connected to the pad of the circuit substrate through the opening.
  • [0017]
    In addition, the thickness of the peripheral portion may be substantially uniform.
  • [0018]
    In addition, the method may further include performing a full-cutting of the peripheral portion of the encapsulant along the border of the circuit substrate to separate the circuit substrate from a remainder of the circuit substrate strip and to separate the peripheral portion from a remainder of the encapsulant.
  • [0019]
    In addition, the opening may be formed by laser drilling. In addition, the pad may be disposed adjacent to the carrying surface of the circuit substrate strip. The conductive layer may cover a sidewall of the opening and a top surface of the pad.
  • [0020]
    In addition, the opening may be formed by mechanical drilling. In addition, the pad may be disposed in an inner layer of the circuit substrate strip, and the opening may penetrate both the peripheral portion of the encapsulant and the circuit substrate strip. The conductive layer may cover a sidewall of the opening and connect to the pad exposed by the sidewall.
  • [0021]
    In addition, the method may further include filling the opening after forming the conductive layer, where filling the opening includes electroplating a metal material or printing a non-conductive material into the opening.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0022]
    The accompanying drawings are included to provide a further understanding of some embodiments of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of some embodiments of the invention.
  • [0023]
    FIGS. 1A through 1H are schematic views showing a method of forming a semiconductor device package according to an embodiment of the present invention.
  • [0024]
    FIG. 2 is an exemplary three-dimensional schematic view showing the structure of FIG. 1E.
  • [0025]
    FIGS. 3A-3C are schematic partial top views showing the structure of FIG. 1E according to an embodiment of the present invention.
  • [0026]
    FIGS. 4A though 4D are schematic views showing certain steps of a method of forming a semiconductor device package according to another embodiment of the present invention.
  • [0027]
    FIG. 5 is a cross-sectional view of a semiconductor device package structure according to an embodiment of the present invention.
  • [0028]
    FIG. 6 is a cross-sectional view of a semiconductor device package structure according to another embodiment of the present invention.
  • DETAILED DESCRIPTION
  • [0029]
    Reference will now be made in detail to some embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
  • DEFINITIONS
  • [0030]
    The following definitions apply to some of the aspects described with respect to some embodiments of the invention. These definitions may likewise be expanded upon herein.
  • [0031]
    As used herein, the singular terms “a”, “an” and “the” include plural referents unless the context clearly dictates otherwise. Thus, for example, reference to a grounding element can include multiple grounding elements unless the context clearly dictates otherwise.
  • [0032]
    As used herein, the term “set” refers to a collection of one or more components. Thus, for example, a set of layers can include a single layer or multiple layers. Components of a set also can be referred to as members of the set. Components of a set can be the same or different. In some instances, components of a set can share one or more common characteristics.
  • [0033]
    As used herein, the term “adjacent” refers to being near or adjoining. Adjacent components can be spaced apart from one another or can be in actual or direct contact with one another. In some instances, adjacent components can be connected to one another or can be formed integrally with one another.
  • [0034]
    As used herein, terms such as “inner,” “top,” “bottom,” “above,” “below,” “downwardly,” and “lateral” refer to a relative orientation of a set of components, such as in accordance with the drawings, but do not require a particular orientation of those components during manufacturing or use.
  • [0035]
    As used herein, the terms “connect”, “connected” and “connection” refer to an operational coupling or linking. Connected components can be directly coupled to one another or can be indirectly coupled to one another, such as via another set of components.
  • [0036]
    As used herein, the terms “substantially” and “substantial” refer to a considerable degree or extent. When used in conjunction with an event or circumstance, the terms can refer to instances in which the event or circumstance occurs precisely as well as instances in which the event or circumstance occurs to a close approximation, such as accounting for typical tolerance levels of the manufacturing operations described herein.
  • [0037]
    As used herein, the terms “conductive” refers to an ability to transport an electric current. Electrically conductive materials typically correspond to those materials that exhibit little or no opposition to flow of an electric current. One measure of electrical conductivity is in terms of Siemens per meter (“Sm−1”). Typically, an electrically conductive material is one having a conductivity greater than about 104 Sm−1, such as at least about 105 Sm−1 or at least about 106 Sm−1. Electrical conductivity of a material can sometimes vary with temperature. Unless otherwise specified, electrical conductivity of a material is defined at room temperature.
  • [0038]
    Aspects of the present invention can be used for fabricating various package structures, such as stacked type packages, multiple-chip packages, or high frequency device packages.
  • [0039]
    FIGS. 1A through 1H are schematic views showing a method of forming a semiconductor device package according to an embodiment of the present invention.
  • [0040]
    Referring to FIG. 1A, a circuit substrate strip 102 having a plurality of circuit substrates 110 defined by the subsequent sawing lines 190 shown as dotted lines is provided, where each circuit substrate 110 includes a carrying surface 110 a, a bottom surface 110 b, and a set of pads 112 (or other grounding element) that may be grounded to a ground plane or any other functional or reference plane. Each circuit substrate 110 also may include a lateral surface extending between the carrying surface 110 a and the bottom surface 110 b, as shown in FIGS. 5 and 6 (described below). Like other circuit layers within the circuit substrate 110, the pad 112 may be made of metal, such as copper. The pad 112 may be located on any circuit layer of the circuit substrate 110 and may be integrally formed with (or disposed in) the circuit layer. In this embodiment, the pad 112 is located on the carrying surface 110 a of the circuit substrate strip 112 and is integrally formed with the top circuit layer 115.
  • [0041]
    Referring to FIG. 1B, electronic devices 120 (or semiconductor devices 120) are disposed on the carrying surface 110 a and may be electrically connected to the circuit substrates 110 by flip-chip bonding via a plurality of conductive bumps 180, respectively. In other embodiments, electronic devices 120 may be bonded to the circuit substrate 110 by wire-bonding or other applicable bonding techniques. Herein, the electronic device 120 may be a chip. The electronic device 120 preferably is disposed within a central portion of the circuit substrate 110. In addition, there is no limitation on the number of the electronic device 120 per each circuit substrate 110 in embodiments of the present invention. This embodiment shows bonding one electronic device 120 to each circuit substrate 110. However, in other embodiments, package structures may include multiple electronic devices 120 per circuit substrate 110.
  • [0042]
    Referring to FIG. 1C, a molding process is carried out to form an encapsulant 130 on the circuit substrate strip 102 to encapsulate the chips 120, the pads 112 and at least a portion of each substrate 110. The molding process can be an over-molding process, for example. The material of the encapsulant 130 may be epoxy resin or silicon resin, for example.
  • [0043]
    Referring to FIG. 1D, a half-cutting process is performed on the encapsulant 130 along the border of each circuit substrate 110, i.e. along the sawing lines 190, to remove a part of the encapsulant 130. Specifically, the half-cutting process cuts partially through the encapsulant 130 by using a cutting tool (not shown), so that a peripheral portion 134 of the encapsulant 130 is formed on the border of each circuit substrate 110, wherein a thickness T2 of the peripheral portion 134 is less than a thickness T1 of a center portion 132 of the encapsulant 130. Furthermore, the thickness T2 of the peripheral portion 134 may be substantially uniform, i.e. a top surface 134 b of the peripheral portion 134 may be substantially flat. Since the peripheral portion 134 formed on the border of each of two directly adjacent circuit substrates 110 may be of substantially uniform thickness, the complexity of the half-cutting process to create the peripheral portion 134 may be reduced. For example, the top surface 134 b across each of two directly adjacent circuit substrates 110 may be formed by a single substantially horizontal cut.
  • [0044]
    Referring to FIG. 1E, after the half-cutting process, at least one opening 136 is formed in the peripheral portion 134 associated with each circuit substrate 110 to expose the pad 112 of the circuit substrate 110.
  • [0045]
    FIG. 2 is an exemplary three-dimensional schematic view showing the structure of FIG. 1E. As shown in FIG. 2, plural openings 136 are formed in the encapsulant 130 around each chip 120. In this embodiment, a laser drilling process is adopted. Since a laser has a much higher cutting rate for the encapsulant 130 than metal, the laser drilling process cuts through the encapsulant easily and slows down significantly or stops once the pad 112 is reached. Therefore, the pad 112 on the carrying surface 110 a of the circuit substrate 110 is exposed through the laser-drilled opening 136 formed in the peripheral portion 134 of the encapsulant 130. Although a laser drilling process is adopted herein, other applicable removal techniques, such as chemical etching or mechanical drilling, can also be employed, and are encompassed within the scope of this invention.
  • [0046]
    Furthermore, the openings 136 can be shaped to have different profiles to meet various requirements. FIGS. 3A-3C are schematic partial top views showing the structure of FIG. 1E according to an embodiment of the present invention. Referring to FIGS. 3A-3C, various openings 136 having different profiles are presented, where the openings 136 of FIG. 3A are circular holes, the openings 136 of FIG. 3B are linear slots, and the openings 136 of FIG. 3C are ring-shaped trenches. The shape of the pads 112 can be the same as (or similar to) the shape of the openings 136, or can be independently selected.
  • [0047]
    Referring to FIG. 1F, a conductive layer 140 is formed to conformally cover the encapsulant 130, wherein the conductive layer 140 is connected to the corresponding pads 112 of the circuit substrates 110 through the openings 136 in the encapsulant 130. The conductive layer 140 may be an electromagnetic interference shield that is directly applied on the encapsulant 130 without using an extra metal casing, thereby reducing manufacturing cost and time. Specifically, the conductive layer 140 conformally covers the top surface 130 a of the center portion 132 of the encapsulant 130, the sidewalls 130 b (or the lateral surfaces 130 b) of the center portion 132 of the encapsulant 130, the top surface 134 b of the peripheral portion 134 of the encapsulant 130, the sidewall 136 a (or the lateral surface 136 a) of each opening 136, and the top surface 112 a of each pad 112. The conductive layer 140 can be formed by depositing a metal material to conformally cover the encapsulant 130 and the pads 112 exposed by the openings 136 using a spray coating method, a plating method, or a sputtering method, for example. The metal material can be, for example, aluminum, copper, chromium, gold, silver, nickel, tin, stainless steel, solder material, or combinations thereof. A preferred thickness of the conductive layer 140 is between 1 μM and 20 μM. The thickness of the conductive layer 140 may be substantially uniform.
  • [0048]
    Furthermore, an optional filling process can be performed after forming the conductive layer 140 to fill the openings 136 with filler 138, thereby providing improved structural rigidity. For example, the filler 138 may be formed by electroplating a metal material or printing a non-conductive material into the openings 136. Embodiments of the present invention provide no limitation on the material included in or the formation of the filler 138.
  • [0049]
    Referring to FIG. 1G, an optional ball mounting process, printing process or other applicable technique may be performed to form a plurality of solder balls 150 on the bottom surface 110 b of each circuit substrate 110.
  • [0050]
    Referring to FIG. 1H, a singulation process is performed by full-cutting the peripheral portion 134 of the encapsulant 130 along the border of each circuit substrate 110 (i.e. along the sawing lines 190 shown as dotted lines) to separate the circuit substrates 110 and separate their corresponding portions of the encapsulant 130, so as to obtain plural individual package structures 100. The full-cutting process may be a blade sawing process or a laser cutting process, for example.
  • [0051]
    Since the half-cutting process is conducted to reduce the thickness of the encapsulant 130 before forming the opening 136 and electrically connecting the conductive layer 140 to the pads 112, the throughput of the package process can be increased because of the reduced time needed to drill the shallow depth of the opening 136.
  • [0052]
    In general, the width or the depth of the cutting path of the aforementioned half-cutting process or the aforementioned full-cutting process can be altered depending on the shielding requisites or other electrical properties of the package, or even varied in accordance with the processing parameters. Preferably, referring to FIG. 1H, a width W1 of the cutting path of the half-cutting process is between 500 μm and 900 μm, a width W2 of the cutting path of the full-cutting is between 250 μm and 350 μm, and a width W3 of each opening is between 50 μm and 100 μm.
  • [0053]
    In accordance with embodiments of the present invention, the method of forming a semiconductor device package shown in FIGS. 1A through 1H may be further modified as described for the following embodiments. Alternatively, following the process steps of FIGS. 1A-1D, as shown in FIG. 4A, openings 136 are formed to penetrate both of the peripheral portion 134 of the encapsulant 130 and the circuit substrate strip 102. The pads 112 may be located on the carrying surface 110 a, on the bottom surface 110 b or on an inner layer of the corresponding circuit substrate 110. In this embodiment, each pad 112 is formed integrally with the first inner circuit layer 117 a or the second inner circuit layer 117 b of the corresponding circuit substrate 110. Mechanical drilling or another applicable technique may be adopted to form the openings 136. Each pad 112 is penetrated by the corresponding opening 136 and is exposed at the sidewall 136 a of the opening 136.
  • [0054]
    Referring to FIG. 4B, a conductive layer 140 is formed to conformally cover the encapsulant 130, wherein the conductive layer 140 is connected to the corresponding pads 112 through the openings 136 by covering the sidewall 136 a of each opening 136 and contacting the pad 112 exposed by the sidewall 136 a. Furthermore, an optional filling process may also be performed to fill the openings 136 with filler 138.
  • [0055]
    Referring to FIGS. 4C and 4D, an optional ball mounting process is performed to form solder balls 150, and a singulation process may be performed as illustrated above to obtain plural individual package structures 100.
  • [0056]
    FIG. 5 is a cross-sectional view of a semiconductor device package structure according to an embodiment of the present invention. Referring to FIG. 5, a package structure 500 including a circuit substrate 110, an electronic device 120, an encapsulant 130 and a conductive layer 140 is provided. The circuit substrate 110 can be a laminate substrate, having a carrying surface 110 a and a bottom surface 110 b, and provided with at least one pad 112 (FIG. 5 shows two pads 112) for being electrically connected to the conductive layer 140. Herein, the pads 112 may be located on the carrying surface 110 a of the circuit substrate 110 and electrically connected to a ground plane or any other functional or reference plane. In this embodiment, the pads 112 are integrally formed with a top circuit layer 115 of the circuit substrate 110. The electronic device 120 may be a chip disposed on the carrying surface 110 a and electrically connected to the circuit substrate 110 by flip-chip bonding via conductive bumps 180, or by other applicable bonding techniques such as wire-bonding. The encapsulant 130 covers the carrying surface 110 a and encapsulates the electronic device 120 thereon. The encapsulant 130 comprises a center portion 132 and a peripheral portion 134 surrounding the center portion 132, where a thickness T2 of the peripheral portion 134 is less than a thickness T1 of the center portion 132. For example, T2 can be greater than about ⅔ of T1, such as from about 1/10 to about ⅔ of T1, or from about 1/10 to about of T1. The thickness T2 of the peripheral portion 134 may be substantially uniform, i.e. the top surface 134 b of the peripheral portion 134 may be substantially flat. Furthermore, by performing a singulation process to a strip type package structure to obtain the package structure 500 as illustrated in FIG. 1H, a sidewall 134 a (or a lateral surface 134 a) of the peripheral portion 134 of the encapsulant 130 may be coplanar with a sidewall 119 (or a lateral surface 119) of the circuit substrate 110.
  • [0057]
    The encapsulant 130 has at least an opening 136 (FIG. 5 shows plural openings 136) in the peripheral portion 134 for exposing the pads 112 of the circuit substrate 110. The conductive layer 140 conformally covers the encapsulant 130 and passes through the openings 136 to connect the pads 112 of the circuit substrate 110. The material of the conductive layer 140 may be copper, chromium, gold, silver, nickel, aluminum or alloys thereof, tin, stainless steel, or even a solder material, for example. Each opening 136 exposes a top surface 112 a of the corresponding pad 112, and the conductive layer 140 covers a sidewall 136 a of the opening 136 and the top surface 112 a of the pad 112. The detailed profile of the conductive layer 140 is similar to that shown in FIG. 1F. Also, the detailed profiles of the openings 136 are similar to that shown in FIGS. 3A-3C. A filler 138 made of metal or non-conductive material can be disposed in each opening 136. Hence, by exposing the pads 112 of the circuit substrate 110, the conductive layer 140 can be electrically connected to a ground plane or other reference plane of the circuit substrate 110. For example, an electrical ground path is established within the package structure for EMI shielding, devoid of using an extra ground plane. Solder balls 150 are disposed on the bottom surface 110 b of the circuit substrate 110.
  • [0058]
    FIG. 6 is a cross-sectional view of a semiconductor device package structure according to another embodiment of the present invention. Referring to FIG. 6, the package structure 600 is mostly similar to the package structure 500 of FIG. 5, except that the pads 112 are located on the inner layer of the circuit substrate 110 by being integrally formed with the first inner circuit layer 117 a or the second inner circuit layer 117 b, and thereby the openings 136 penetrate both of the peripheral portion 134 of the encapsulant 130 and the circuit substrate 110, and the openings 136 are filled by fillers 138. The conductive layer 140 covers a sidewall 136 a of each opening 136 and connects each pad 112 exposed by the sidewall 136 a.
  • [0059]
    In brief, an electrical connection between the conductive layer and the pad of the substrate is established by performing a half cutting process to reduce the thickness of a part of the encapsulant before electrically connecting the conductive layer to the underlying pad, and thereby the throughput of the process can be increased due to a shallow drilling depth. In the package structures of the present embodiment, the conductive layer conformally covers the encapsulant and the circuit substrate and functions as an EMI shielding layer, protecting the package structure from radiation from surrounding radiation sources. The substantially complete coverage of the conductive layer can effectively enhance the EMI shielding efficacy of the package structure. In addition, the reliability of the package can be improved. Moreover, such design is compatible with the packaging of high frequency devices, particularly, radio frequency devices.
  • [0060]
    It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of embodiments of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US3390226 *Oct 18, 1965Jun 25, 1968Siemens AgEncapsulated semiconductor element
US4569786 *Apr 6, 1984Feb 11, 1986Ube Industries, Ltd.Electrically conductive thermoplastic resin composition containing metal and carbon fibers
US4717948 *Feb 3, 1984Jan 5, 1988Mitsubishi Denki Kabushiki KaishaSemiconductor device
US4814205 *May 14, 1987Mar 21, 1989Omi International CorporationProcess for rejuvenation electroless nickel solution
US4821007 *Feb 6, 1987Apr 11, 1989Tektronix, Inc.Strip line circuit component and method of manufacture
US5104745 *Jul 6, 1990Apr 14, 1992Gec Alsthom SaMultifilament superconductor strand having an anti-diffusion barrier layer
US5497033 *Jun 20, 1994Mar 5, 1996Martin Marietta CorporationEmbedded substrate for integrated circuit modules
US5600181 *May 24, 1995Feb 4, 1997Lockheed Martin CorporationHermetically sealed high density multi-chip package
US5639989 *Apr 19, 1994Jun 17, 1997Motorola Inc.Shielded electronic component assembly and method for making the same
US5726612 *Aug 1, 1996Mar 10, 1998Murata Manufacturing Co., Ltd.Chip-type electronic component
US5729437 *Jun 6, 1995Mar 17, 1998Seiko Epson CorporationElectronic part including a thin body of molding resin
US5776798 *Sep 4, 1996Jul 7, 1998Motorola, Inc.Semiconductor package and method thereof
US5864088 *Jan 19, 1995Jan 26, 1999Tokin CorporationElectronic device having the electromagnetic interference suppressing body
US5886876 *Dec 5, 1996Mar 23, 1999Oki Electric Industry Co., Ltd.Surface-mounted semiconductor package and its manufacturing method
US5895229 *May 19, 1997Apr 20, 1999Motorola, Inc.Microelectronic package including a polymer encapsulated die, and method for forming same
US5898344 *Mar 14, 1997Apr 27, 1999Tdk CorporationHigh-frequency module
US6079099 *Feb 16, 1999Jun 27, 2000Sumitomo Metal Industries LimitedElectronic component manufacturing method
US6093972 *May 3, 1999Jul 25, 2000Motorola, Inc.Microelectronic package including a polymer encapsulated die
US6194250 *Sep 14, 1998Feb 27, 2001Motorola, Inc.Low-profile microelectronic package
US6225694 *Aug 28, 1998May 1, 2001Oki Electric Industry Co, Ltd.Semiconductor device
US6255143 *Aug 4, 1999Jul 3, 2001St. Assembly Test Services Pte Ltd.Flip chip thermally enhanced ball grid array
US6261680 *Dec 7, 1999Jul 17, 2001Hughes Electronics CorporationElectronic assembly with charge-dissipating transparent conformal coating
US6369335 *Mar 14, 2000Apr 9, 2002Murata Manufacturing Co., LtdMother substrate, substrate element and method for manufacturing the same
US6376769 *Mar 14, 2000Apr 23, 2002Amerasia International Technology, Inc.High-density electronic package, and method for making same
US6521978 *Jan 24, 2001Feb 18, 2003Infineon Technologies AgShielding device and electrical structural part having a shielding device
US6566596 *Dec 29, 1997May 20, 2003Intel CorporationMagnetic and electric shielding of on-board devices
US6586822 *Sep 8, 2000Jul 1, 2003Intel CorporationIntegrated core microelectronic package
US6602737 *Sep 8, 2001Aug 5, 2003Siliconware Precision Industries Co., Ltd.Semiconductor package with heat-dissipating structure and method of making the same
US6686649 *May 14, 2001Feb 3, 2004Amkor Technology, Inc.Multi-chip semiconductor package with integral shield and antenna
US6695985 *Jun 11, 2002Feb 24, 2004Nitto Denko CorporationElectromagnetic wave suppressor sheet
US6740546 *Aug 21, 2002May 25, 2004Micron Technology, Inc.Packaged microelectronic devices and methods for assembling microelectronic devices
US6740959 *Aug 1, 2001May 25, 2004International Business Machines CorporationEMI shielding for semiconductor chip carriers
US6757181 *Aug 22, 2000Jun 29, 2004Skyworks Solutions, Inc.Molded shield structures and method for their fabrication
US6781231 *Sep 10, 2002Aug 24, 2004Knowles Electronics LlcMicroelectromechanical system package with environmental and interference shield
US6838776 *Apr 18, 2003Jan 4, 2005Freescale Semiconductor, Inc.Circuit device with at least partial packaging and method for forming
US6856007 *Aug 1, 2002Feb 15, 2005Tessera, Inc.High-frequency chip packages
US6865084 *May 6, 2003Mar 8, 2005Siliconware Precision Industries Co., Ltd.Thermally enhanced semiconductor package with EMI shielding
US6867480 *Jun 10, 2003Mar 15, 2005Lsi Logic CorporationElectromagnetic interference package protection
US6881896 *May 18, 2004Apr 19, 2005Nec Compound Semiconductor, Ltd.Semiconductor device package
US6900383 *Mar 19, 2001May 31, 2005Hewlett-Packard Development Company, L.P.Board-level EMI shield that adheres to and conforms with printed circuit board component and board surfaces
US6928719 *Apr 11, 2002Aug 16, 2005Samsung Electro-Mechanics Co., Ltd.Method for fabricating surface acoustic wave filter package
US6992400 *Jan 30, 2004Jan 31, 2006Nokia CorporationEncapsulated electronics device with improved heat dissipation
US6998532 *Dec 22, 2003Feb 14, 2006Matsushita Electric Industrial Co., Ltd.Electronic component-built-in module
US7012323 *Jun 2, 2003Mar 14, 2006Tessera, Inc.Microelectronic assemblies incorporating inductors
US7030469 *Sep 25, 2003Apr 18, 2006Freescale Semiconductor, Inc.Method of forming a semiconductor package and structure thereof
US7045385 *Nov 17, 2003May 16, 2006Samsung Electro-Mechanics Co., Ltd.Method for fabricating surface acoustic wave filter packages and package sheet used therein
US7049682 *Jul 16, 2003May 23, 2006Amkor Technology, Inc.Multi-chip semiconductor package with integral shield and antenna
US7081661 *Mar 13, 2002Jul 25, 2006Matsushita Electric Industrial Co., Ltd.High-frequency module and method for manufacturing the same
US7161252 *Jun 16, 2003Jan 9, 2007Matsushita Electric Industrial Co., Ltd.Module component
US7180012 *Aug 25, 2003Feb 20, 2007Mitsushita Electric Industrial Co., Ltd.Module part
US7183498 *Oct 4, 2005Feb 27, 2007Matsushita Electric Industrial Co., Ltd.High-frequency module and electronic device using the module
US7186928 *Aug 1, 2003Mar 6, 2007Nec CorporationElectronic device including chip parts and a method for manufacturing the same
US7187060 *Feb 24, 2004Mar 6, 2007Sanyo Electric Co., Ltd.Semiconductor device with shield
US7327015 *Sep 20, 2004Feb 5, 2008Advanced Semiconductor Engineering, Inc.Semiconductor device package
US7342303 *Feb 28, 2006Mar 11, 2008Amkor Technology, Inc.Semiconductor device having RF shielding and method therefor
US7372151 *Sep 12, 2003May 13, 2008Asat Ltd.Ball grid array package and process for manufacturing same
US7478474 *Apr 20, 2006Jan 20, 2009Alps Electric Co., Ltd.Method of manufacturing shielded electronic circuit units
US7488903 *Apr 22, 2008Feb 10, 2009Murata Manufacturing Co., Ltd.Method for manufacturing circuit modules and circuit module
US7566955 *Aug 28, 2002Jul 28, 2009Tessera, Inc.High-frequency chip packages
US7656047 *Feb 2, 2010Advanced Semiconductor Engineering, Inc.Semiconductor device package and manufacturing method
US7700411 *Sep 7, 2007Apr 20, 2010Advanced Semiconductor Engineering, Inc.Semiconductor device package and manufacturing method
US7741151 *Jun 22, 2010Freescale Semiconductor, Inc.Integrated circuit package formation
US7745910 *Jul 10, 2007Jun 29, 2010Amkor Technology, Inc.Semiconductor device having RF shielding and method therefor
US20020053724 *Jul 18, 2001May 9, 2002Siliconware Precision Industries Co., Ltd.Semiconductor package
US20020093108 *Jan 15, 2001Jul 18, 2002Grigorov Ilya L.Flip chip packaged semiconductor device having double stud bumps and method of forming same
US20040020673 *Jul 28, 2003Feb 5, 2004Mazurkiewicz Paul H.Board-level conformal EMI shield having an electrically-conductive polymer coating over a thermally-conductive dielectric coating
US20040063242 *Aug 2, 2003Apr 1, 2004Chippac, Inc.Semiconductor multi-package module having package stacked over ball grid array package and having wire bond interconnect between stacked packages
US20040150097 *Nov 26, 2003Aug 5, 2004International Business Machines CorporationOptimized conductive lid mounting for integrated circuit chip carriers
US20050013082 *Dec 22, 2003Jan 20, 2005Eiji KawamotoElectronic component-built-in module
US20050029673 *Sep 14, 2004Feb 10, 2005Hitachi, Ltd.Multi-chip semiconductor device with specific chip arrangement
US20050039946 *Aug 5, 2004Feb 24, 2005Alps Electric Co., Ltd.Electronic circuit unit and method of manufacturing same
US20050045358 *Jun 18, 2004Mar 3, 2005Wavezero, Inc.EMI absorbing shielding for a printed circuit board
US20050046001 *Aug 28, 2002Mar 3, 2005Tessera, IncHigh-frequency chip packages
US20060145361 *Jan 5, 2005Jul 6, 2006Yang Jun YSemiconductor device package and manufacturing method thereof
US20060148317 *Dec 27, 2005Jul 6, 2006Sadakazu AkaikeSemiconductor device
US20060160261 *Jan 20, 2005Jul 20, 2006Nanosolar, Inc.Series interconnected optoelectronic device module assembly
US20080042301 *Sep 7, 2007Feb 21, 2008Integrated System Solution Advanced SemiconductorSemiconductor device package and manufacturing method
US20080061407 *Sep 7, 2007Mar 13, 2008Integrated System Solution Advanced Semiconductor Engineering, Inc.Semiconductor device package and manufacturing method
US20080128890 *Nov 30, 2006Jun 5, 2008Advanced Semiconductor Engineering, Inc.Chip package and fabricating process thereof
US20080174013 *Feb 27, 2008Jul 24, 2008Jun Young YangSemiconductor device package and manufacturing method thereof
US20090000114 *Dec 7, 2007Jan 1, 2009Rf Micro Devices, Inc.Heat sink formed with conformal shield
US20090000815 *Dec 7, 2007Jan 1, 2009Rf Micro Devices, Inc.Conformal shielding employing segment buildup
US20090000816 *Dec 7, 2007Jan 1, 2009Rf Micro Devices, Inc.Conformal shielding process using flush structures
US20090002969 *Dec 7, 2007Jan 1, 2009Rf Micro Devices, Inc.Field barrier structures within a conformal shield
US20090002970 *Dec 7, 2007Jan 1, 2009Rf Micro Devices, Inc.Conformal shielding process using process gases
US20090002971 *Dec 7, 2007Jan 1, 2009Rf Micro Devices, Inc.Bottom side support structure for conformal shielding process
US20090002972 *Dec 7, 2007Jan 1, 2009Rf Micro Devices, Inc.Backside seal for conformal shielding process
US20090025211 *Dec 7, 2007Jan 29, 2009Rf Micro Devices, Inc.Isolated conformal shielding
US20090027863 *Dec 10, 2007Jan 29, 2009Marcos KarnezosMethod for making a semiconductor multipackage module including a processor and memory package assemblies
US20090035895 *Jul 30, 2007Feb 5, 2009Advanced Semiconductor Engineering, Inc.Chip package and chip packaging process thereof
US20090075428 *Dec 20, 2007Mar 19, 2009Freescale Semiconductor, Inc.Electromagnetic shield formation for integrated circuit die package
US20090102003 *Apr 24, 2007Apr 23, 2009Fraunhofer-Gesellschaft Zur Foerderung Der Angewandten Forschung E.V.Package comprising an electrical circuit
US20090102033 *Oct 20, 2008Apr 23, 2009Elmos Advanced Packaging B.V.Integrated circuit package
US20100006330 *Jan 14, 2010Advanced Semiconductor Engineering, Inc.Structure and process of embedded chip package
US20100013064 *Apr 14, 2009Jan 21, 2010Chain-Hau HsuSemiconductor device packages with electromagnetic interference shielding
US20100032815 *Feb 11, 2010An JaeseonSemiconductor device packages with electromagnetic interference shielding
US20100109132 *Mar 31, 2009May 6, 2010Advanced Semiconductor Engineering, Inc.Chip package and manufacturing method thereof
US20100110656 *Feb 19, 2009May 6, 2010Advanced Semiconductor Engineering, Inc.Chip package and manufacturing method thereof
US20110006408 *Jan 13, 2011Advanced Semiconductor Engineering, Inc.Chip package and manufacturing method thereof
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US8110902Feb 7, 2012Advanced Semiconductor Engineering, Inc.Chip package and manufacturing method thereof
US8212340Jul 13, 2009Jul 3, 2012Advanced Semiconductor Engineering, Inc.Chip package and manufacturing method thereof
US8350367Dec 16, 2008Jan 8, 2013Advanced Semiconductor Engineering, Inc.Semiconductor device packages with electromagnetic interference shielding
US8368185Feb 5, 2013Advanced Semiconductor Engineering, Inc.Semiconductor device packages with electromagnetic interference shielding
US8378466Nov 19, 2009Feb 19, 2013Advanced Semiconductor Engineering, Inc.Wafer-level semiconductor device packages with electromagnetic interference shielding
US8410584Apr 29, 2009Apr 2, 2013Advanced Semiconductor Engineering, Inc.Semiconductor device packages with electromagnetic interference shielding
US8592958Dec 8, 2011Nov 26, 2013Advanced Semiconductor Engineering, Inc.Chip package and manufacturing method thereof
US8653633Jul 5, 2011Feb 18, 2014Advanced Semiconductor Engineering, Inc.Semiconductor device packages with electromagnetic interference shielding
US8653634Jun 11, 2012Feb 18, 2014Advanced Semiconductor Engineering, Inc.EMI-shielded semiconductor devices and methods of making
US8704341May 15, 2012Apr 22, 2014Advanced Semiconductor Engineering, Inc.Semiconductor packages with thermal dissipation structures and EMI shielding
US8786060May 4, 2012Jul 22, 2014Advanced Semiconductor Engineering, Inc.Semiconductor package integrated with conformal shield and antenna
US8841759 *Dec 18, 2007Sep 23, 2014Lg Innotek Co., Ltd.Semiconductor package and manufacturing method thereof
US8884424Sep 23, 2013Nov 11, 2014Advanced Semiconductor Engineering, Inc.Semiconductor package with single sided substrate design and manufacturing methods thereof
US8937376Apr 16, 2012Jan 20, 2015Advanced Semiconductor Engineering, Inc.Semiconductor packages with heat dissipation structures and related methods
US8941222Nov 11, 2010Jan 27, 2015Advanced Semiconductor Engineering Inc.Wafer level semiconductor package and manufacturing methods thereof
US8969136 *Mar 25, 2011Mar 3, 2015Stats Chippac Ltd.Integrated circuit packaging system for electromagnetic interference shielding and method of manufacture thereof
US9007273Aug 8, 2011Apr 14, 2015Advances Semiconductor Engineering, Inc.Semiconductor package integrated with conformal shield and antenna
US9070793May 24, 2011Jun 30, 2015Advanced Semiconductor Engineering, Inc.Semiconductor device packages having electromagnetic interference shielding and related methods
US9089046 *Jan 23, 2013Jul 21, 2015Universal Scientific Industrial (Shanghai) Co., Ltd.Electronic module and method for same
US9196597Aug 6, 2014Nov 24, 2015Advanced Semiconductor Engineering, Inc.Semiconductor package with single sided substrate design and manufacturing methods thereof
US9343333Dec 19, 2014May 17, 2016Advanced Semiconductor Engineering, Inc.Wafer level semiconductor package and manufacturing methods thereof
US20090194851 *Dec 16, 2008Aug 6, 2009Chi-Tsung ChiuSemiconductor device packages with electromagnetic interference shielding
US20090321911 *Dec 18, 2007Dec 31, 2009Kyung Joo SonSemiconductor Package and Manufacturing Method Thereof
US20100032815 *Feb 11, 2010An JaeseonSemiconductor device packages with electromagnetic interference shielding
US20100207258 *Aug 19, 2010Advanced Semiconductor Engineering, Inc.Chip package and manufacturing method thereof
US20110115059 *Nov 19, 2009May 19, 2011Yuyong LeeSemiconductor Device Packages with Electromagnetic Interference Shielding
US20110127654 *Jun 2, 2011Advanced Semiconductor Engineering, Inc..,Semiconductor Package and Manufacturing Methods Thereof
US20120081869 *Oct 3, 2011Apr 5, 2012Samsung Electro-Mechanics Co., Ltd.Printed circuit board for reducing crosstalk
US20120241922 *Sep 27, 2012Reza Argenty PagailaIntegrated circuit packaging system for electromagnetic interference shielding and method of manufacture thereof
US20140085857 *Jan 23, 2013Mar 27, 2014Universal Global Scientific Industrial Co., Ltd.Electronic module and method for same
Classifications
U.S. Classification257/690, 257/E21.499, 438/124, 438/113, 257/E21.599, 257/E23.01
International ClassificationH01L21/78, H01L23/48, H01L21/50
Cooperative ClassificationH01L2224/48227, H01L2924/15151, H01L21/565, H01L2924/1815, H01L2924/01078, H01L2924/01024, H01L2924/01047, H01L2924/014, H01L2924/01082, H01L21/561, H01L24/16, H01L23/3128, H01L2224/16225, H01L23/49811, H01L2924/01033, H01L24/97, H01L2924/01013, H01L2924/15311, H01L2224/97, H01L2924/3025, H01L2924/01079, H01L24/81, H01L23/552, H01L2924/01029
European ClassificationH01L23/31H2B, H01L24/95, H01L21/56B, H01L21/56M, H01L24/97, H01L23/498C, H01L23/552
Legal Events
DateCodeEventDescription
Nov 19, 2009ASAssignment
Owner name: ADVANCED SEMICONDUCTOR ENGINEERING, INC., TAIWAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, SEOKBONG;YUN, YEONSUN;LEE, YUYONG;REEL/FRAME:023547/0902
Effective date: 20091113
Apr 6, 2015FPAYFee payment
Year of fee payment: 4