US20110167309A1 - Decompressor/prpg for applying pseudo-random and deterministic test patterns - Google Patents
Decompressor/prpg for applying pseudo-random and deterministic test patterns Download PDFInfo
- Publication number
- US20110167309A1 US20110167309A1 US12/983,815 US98381511A US2011167309A1 US 20110167309 A1 US20110167309 A1 US 20110167309A1 US 98381511 A US98381511 A US 98381511A US 2011167309 A1 US2011167309 A1 US 2011167309A1
- Authority
- US
- United States
- Prior art keywords
- test
- prpg
- decompressor
- patterns
- deterministic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
- G01R31/318335—Test pattern compression or decompression
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/31813—Test pattern generators
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
- G01R31/318385—Random or pseudo-random test pattern
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318544—Scanning methods, algorithms and patterns
- G01R31/318547—Data generators or compressors
Abstract
A novel decompressor/PRPG on a microchip performs both pseudo-random test pattern generation and decompression of deterministic test patterns for a circuit-under-test on the chip. The decompressor/PRPG has two phases of operation. In a pseudo-random phase, the decompressor/PRPG generates pseudo-random test patterns that are applied to scan chains within the circuit-under test. In a deterministic phase, compressed deterministic test patterns from an external tester are applied to the decompressor/PRPG. The patterns are decompressed as they are clocked through the decompressor/PRPG into the scan chains. The decompressor/PRPG thus provides much better fault coverage than a simple PRPG, but without the cost of a complete set of fully-specified deterministic test patterns.
Description
- This application claims the benefit of U.S. Provisional Application No. 60/167,137, filed Nov. 23, 1999, which is incorporated herein by reference.
- This invention relates generally to testing of integrated circuits and, more particularly, to the generation and application of test data in the form of patterns, or vectors, to scan chains within a circuit-under-test.
- Built-in self-test (BIST) is emerging as an attractive alternative to conventional methods of testing microelectronics devices at time of manufacture. In BIST, additional circuitry is added to a circuit-under-test to provide on-chip test-pattern generation, test-response evaluation, and test control. Consequently, BIST is significantly changing the way that integrated circuits are tested. It reduces testing cost by shortening test application time, minimizing the amount of test data that must be stored by an external tester, and reducing tester costs. Its implementation can result in a reduction of the product development cycle and a reduction in the cost of system maintenance.
- The basic BIST objectives are on-chip test-pattern generation and test-response compaction. By far the most commonly-used means for generating test patterns on chip are pseudo-random test pattern generators (PRPGs). A PRPG generates a set of test patterns based on an initial value, or seed, loaded into memory elements within the PRPG. The popularity of pseudo-random tests stems from the very simple hardware required to implement the test generation. The two principal forms of PRPGs, which evolved over time and are now commonly in use, are both linear finite state machines: linear feedback shift registers (LFSRs) and one-dimensional linear hybrid cellular automata (LHCAs).
- Typically, an LFSR consists of interconnected memory elements (also referred to as flip-flops, stages, cells, etc.) and linear logic elements (such as XOR or XNOR gates). An LFSR of length n can be also represented by its characteristic polynomial hnxn+hn−1xn−1+ . . . +h0, where the term hixi refers to the ith flip-flop of the register, such that, if hi=1, then there is a feedback tap taken from this flip-flop. Also, h0=1.
FIG. 1A shows a type I LFSR, or Fibonacci generator.FIG. 1B shows a type II LFSR, or Galois generator, which uses a shift register with interspersed XOR gates. If an LFSR (of either type) is initialized to a nonzero value, then it can cycle through a number of states before coming back to the initial state. A characteristic polynomial which causes an n-bit LFSR to go through all possible 2n−1 nonzero states is called a primitive characteristic polynomial. The corresponding LFSR is often referred to as a maximum-length LFSR, and the resultant output sequence is termed a maximum-length sequence or m-sequence. - An LHCA is a collection of memory cells connected in such a way that each cell is restricted to local neighborhood interactions. These relationships are expressed by rules that determine the next state of a given cell based on information received from its neighbors. For example, if cell c can communicate only with its two neighbors, c−1 and c+1, the so-called rules 90 and 150 are usually employed. The rule 90 can be implemented by a linear logic according to the formula xc(t+1)=xc−1(t)⊕xc+1(t), while the rule 150 satisfies the equation xc(t+1)=xc−1(t)⊕xc(t)⊕xc+1(t), where xc(t) represents the state of cell c at time t. An example of an LHCA is shown in
FIG. 1C . This automaton features null boundary conditions. That is, the conditions behave as if the boundary always supplies a zero from beyond the automaton to the inputs to the exterior cells. In an alternative embodiment, the LHCA has cyclic boundary conditions in which the inputs to the exterior cells are connected so that the automaton forms a circle. Contrary to the LHCA with null boundary conditions, the LHCA with cyclic boundary conditions is unable to produce an m-sequence. - Although LFSRs and LHCAs can generate a large set of pseudo-random test patterns from one seed, this set seldom provides sufficient fault coverage for a circuit-under-test. At best, 95-96% coverage of stuck-at faults can be achieved, even if test points are added to the circuit-under-test to address random pattern-resistant faults. If higher fault coverage is desired, the pseudo-random test patterns must be supplemented in some way. One supplementing technique is to provide from an external tester additional seeds to the PRPG that target specific faults not detected by the initial seed. Each additional seed generates a set of patterns. Each set, however takes considerable time to generate. Another supplementing technique is to provide fully specified deterministic patterns that bypass the PRPG and target directly the remaining, random pattern resistant faults. This reduces testing time, but increases memory requirements because the external tester memory required to store these “top-up” patterns is significant, often exceeding 50% of the memory required for a complete set of deterministic patterns.
- In accordance with the invention, a method for applying test patterns to scan chains in a circuit-under-test is described and shown herein. The method comprises, in a pseudo-random phase of operation, providing an initial value; generating from the initial value a set of pseudo-random test patterns; and applying the pseudo-random test patterns to the scan chains in the circuit-under-test. In a deterministic phase of operation, the method comprises providing a set of compressed deterministic test patterns; decompressing the compressed deterministic test patterns into decompressed deterministic test patterns; and applying the decompressed deterministic test patterns to the scan chains in the circuit-under-test. The decompressing of a compressed deterministic test pattern into a decompressed test pattern of bits occurs as the compressed deterministic test pattern is being provided. The applying of a decompressed deterministic test pattern to scan chains of the circuit-under-test may occur as a compressed deterministic test pattern is being provided.
- In one aspect of the invention, the method may be applied to a circuit comprising a decompressor/PRPG, control circuitry, circuit logic, and scan chains. The control circuitry is coupled to the decompressor/PRPG and operable to cause the decompressor/PRPG to generate, in a pseudo-random phase of operation, a set of pseudo-random patterns and to generate, in a deterministic phase of operation, a set of deterministic test patterns. The scan chains are coupled to the circuit logic and operable to receive test patterns generated by the decompressor/PRPG and to capture responses to the test patterns generated by the circuit logic.
- The decompressor/PRPG may include a linear finite state machine that can take various forms, such as a linear feedback shift register or a cellular automaton. The decompressor/PRPG may also include a phase shifter, which may be constructed of linear logic gates.
- These and other aspects of the invention will become apparent from the following detailed description of an exemplary embodiment, which makes references to the accompanying drawings.
-
FIGS. 1A-C are block diagrams of several well-known types of linear finite state machines that are used to generate pseudo-random test patterns. -
FIG. 2 is a block diagram of a test system according to the invention. -
FIG. 3 is a block diagram of a circuit that includes a decompressor/PRPG in the form of an LFSM, a phase shifter and scan chains in accordance with the invention. -
FIG. 4 shows structure for initializing a decompressor/PRPG. -
FIG. 5 shows further detail of a decompressor/PRPG. -
FIG. 6 shows the logical expressions for the bits stored in each scan cell in the scan chain ofFIG. 3 produced by the decompressor/PRPG and phase shifter. -
FIGS. 7A-D illustrate alternative embodiments of the LFSM shown inFIG. 3 . -
FIG. 8 illustrates an embodiment of a 32-bit LFSM. -
FIG. 9 illustrates an alternative embodiment of a phase shifter. -
FIG. 10 illustrates the use of parallel-to-serial conversion for applying a compressed test pattern to the decompressor/PRPG. - In accordance with the invention, testing of electronic circuits that include scan chains is accomplished in two phases of operation: a pseudo-random phase, in which a decompressor/PRPG generates pseudo-random test patterns for the circuit-under-test, and a deterministic phase, in which the decompressor/PRPG generates deterministic test patterns for the circuit-under test. The two testing phases can be executed in either order and at the substantially the same time (e.g., while the circuit being tested is connected to a tester) or at substantially different times. For example, the deterministic phase may be executed only during manufacture testing if desired, and the pseudo-random phase executed only during field testing. Or both phases can be executed at manufacture testing, and the pseudo-random-phase again executed periodically in the field to ensure that the circuit is maintained. By providing both types of test patterns and by providing the deterministic test patterns in a compressed format, a high level of fault coverage can be achieved with acceptable tester time and memory requirements. In an exemplary embodiment of the invention described herein, the decompressor/PRPG is embedded on a microchip that includes the circuit-under-test and executes the two phases of operation under the joint control of an on-chip BIST controller and an external tester.
- Prior to testing, an automatic test pattern generation (ATPG) tool is employed to determine which deterministic test patterns are required to supplement the coverage of the pseudo-random patterns provided by the PRPG. This tool performs fault simulation of all pseudo-random patterns applied to a circuit-under-test and determines thereby which faults are detected and which are not. The faults that are undetected by pseudo-random patterns are then targeted, one by one. For one or more testable faults, the ATPG tool produces a test cube—a partially specified test pattern. For each test cube another tool, a solver of systems of linear equations, may be used to produce a compressed deterministic test pattern. These compressed patterns, when applied to the inputs of the decompressor/PRPG and shifted into the scan chains, produce values consistent with all specified positions of the original test cube.
-
FIG. 2 is a block diagram of atest system 30 according to the invention. The system includes atester 21 such as external automatic testing equipment (ATE) and acircuit 34 that includes as all or part of it a circuit-under-test (CUT) 24. Embedded within theCUT 24 is circuit logic to be tested andmultiple scan chains 26. Thecircuit 34 also includes a decompressor/PRPG 36 coupled to thescan chains 26, control circuitry such as aBIST controller 25 and a set of one or more ANDlogic gates 27; amultiplexer 29; and a multiple input signature register (MISR) 42. - The
tester 21 is operable to provide a set of compressed deterministic test patterns to the decompressor/PRPG 36 throughtester scan channels 40 and the set of ANDgates 27. TheBIST controller 25 is operable to provide an initial value to the decompressor/PRPG through a seed/reset line 38. (Alternatively, thetester 21 could be configured to provide this initial value over certain channels.) As will be explained, the control circuitry (the BIST controller and AND gates in this embodiment) are operable to configure the decompressor/PRPG to generate, in a pseudo-random phase of operation, a set of pseudo-random patterns from the initial value for the scan chains and to generate, in a deterministic phase of operation, a set of decompressed deterministic test patterns from the set of compressed deterministic test patterns for the scan chains. Other connections of particular interest intest system 30 include a tester-BISTcontroller communication line 35 between thecontroller 25 and thetester 21; a MISR resetselect line 33 between thetester 21 and select terminal of themultiplexer 29; and adecompressor reset line 39 between thetester 21 and the decompressor/PRPG 36. Connected to the input terminals of themultiplexer 29 are MISRreset lines MISR 42 is coupled to the output terminal of themultiplexer 29, which thus passes a reset signal from either the tester or BIST controller to the MISR. The output terminal of the MISR is coupled to aregister 43 within thetester 21, which receives the test response signatures from the MISR for comparison againstreference signatures 44 atcomparator 45. A decision (Go/No Go) is made based on the comparison whether theCUT 24 contains a fault. - It should be understood that this block diagram represents the functional relationships between the various parts of the test system. The physical design of the test system can vary, depending upon the desired implementation. Conventional elements of such a design, which are not shown, include clock signals, gates, power, etc. and other elements known in the art for carrying out the various functions.
- Before describing the structure of the decompressor/
PRPG 36 in more detail, the operation of the test system overall and the decompressor/PRPG will first be explained. Assume that the pseudo-random phase of testing is executed first, although the two phases of operation can be executed in either order. Thetester 21 notifies the BIST controller vialine 35 to initiate the generation of pseudo-random test patterns. Throughline 33, the tester also disables ANDgates 27 and selects the reset signal online 46 as the output ofmultiplexer 29. By disabling the AND gates, the compresseddeterministic test patterns 32 from the tester are prevented from influencing the output of the decompressor/PRPG 36. And by selecting the reset signal online 46, the tester enablescontroller 25 to reset the MISR before it stores compacted test responses from the scan chains. - The
BIST controller 25 responds to the tester notification by transmitting a reset signal on line 38 (reset/seed) to the decompressor/PRPG and a reset signal online 46 to theMISR 42. In the present embodiment, the initial value (seed) is hard-wired into the decompressor/PRPG, so that a high logic level online 38 loads the seed into the decompressor/PRPG and a low logic level allows the decompressor/PRPG to generate pseudo-random patterns therefrom. Other ways for resetting and loading the seed are, or course, possible. Once the seed has been loaded, the decompressor/PRPG is clocked to generate a set of pseudo-random test patterns that are applied to thescan chains 26 within the CUT 24 (e.g., two hundred fifty thousand patterns, with perhaps one hundred shifts per pattern to load each into the scan chains). After the circuit logic within theCUT 24 is clocked with each pseudo-random test pattern, the test response to that pattern is captured in thescan chains 26 and passed to theMISR 42, which compresses the multiple test pattern responses into a signature. This signature is then sent to theregister 43 within thetester 21 for comparison with areference signature 44 atcomparator 45. If the comparison shows a difference, then a fault exists inCUT 24. The comparison technique can vary. For example, the pseudo-random test patterns and deterministic patterns may be compressed and compared separately to different reference signatures, as just described. Another option is to compress all the test patterns, pseudo-random and deterministic, into one signature and then compare it to a single reference signature. - The
BIST controller 25 monitors the number of pseudo-random patterns applied and the shifts through the scan chains by counting the clock pulses controlling the decompressor/PRPG. When the clock pulses indicate that a desired number of the pseudo-random test patterns has been applied and the test results captured in the MISR, the controller notifies thetester 21 vialine 35 that the pseudo-random phase of operation is complete. The tester responds by initializing thetest system 30 for the deterministic phase. This includes enabling the ANDgates 27 vialine 33 and selecting the tester MISR resetline 41 as the output ofmultiplexer 29. The tester also resets the decompressor/PRPG vialine 39 in advance of applying the compresseddeterministic patterns 32 from its memory and resets theMISR 42 vialine 41, if two separate response signatures are generated. - The
tester 21 then provides from a set ofcompressed test patterns 32 of bits, one pattern at a time, throughscan channels 40 to thecircuit 34. A compressed pattern, as will be described, contains far fewer bits than a fully specified (i.e., uncompressed or conventional) test pattern. A compressed pattern need contain only enough information to recreate deterministically specified bits, whereas a conventional pattern also contains randomly specified bits. Consequently, a compressed pattern is typically 2% to 5% of the size of a conventional test pattern and requires much less tester memory for storage than conventional patterns. As importantly, compressed test patterns require much less time to transmit from a tester to aCUT 24. (Alternatively, uncompressed deterministic test patterns can be used in addition to the compressed patterns, if desired.) - The
compressed test patterns 32 are continuously provided from thetester 21 to scanchains 26 within theCUT 24 without interruption (i.e., the decompressing of a compressed deterministic test pattern into a decompressed test pattern of bits occurs as the compressed deterministic test pattern is being provided). Specifically, as a compressed test pattern is being provided by thetester 21 to the input channels of the decompressor/PRPG 36, it decompresses the compressed pattern into a decompressed pattern of bits. The decompressed test pattern is then applied to thescan chains 26 in theCUT 24, and can be done while the compressed test pattern is being provided to the circuit 34 (i.e., the applying of a decompressed deterministic test pattern to scan chains of the circuit-under-test can occur as a compressed deterministic test pattern is being provided). After the circuit logic within theCUT 24 is clocked with a decompressed deterministic test pattern, the test response to that pattern is captured in the scan chains and passed to theMISR 42, where it is compacted as part of a signature. When the response to all of the deterministic patterns have been compressed as a signature, the tester is notified and it requests that the signature be transmitted for comparison with thereference signature 44 atcomparator 45. The comparison yields a test result (Go/No Go) that indicates whether theCUT 24 has a fault and should be rejected. As noted above, there may be a single signature or multiple partial signatures for aCUT 24 which are created and compared, depending on design choices. - In a typical configuration, the decompressor/
PRPG 36 has one output perscan chain 26, and there are more scan chains thanscan channels 40 to the decompressor/PRPG. However, as will be described, other configurations are also possible in which the decompressor/PRPG outputs are fewer than or equal to the input channels. The decompressor/PRPG generates in a given time period a greater number of decompressed bits at its outputs than the number of compressed pattern bits it receives during the same time period. This is an act of decompression, whereby the decompressor/PRPG 36 generates a greater number of bits than are provided to it in a given time period. As explained below, decompression comprises generating one or more bits of a decompressed pattern by logically combining two or more bits of a compressed test pattern. For example, the compressed bits can be combined with an XOR operation or an XNOR operation. - To reduce the data volume of the test response and the time for sending the response to the tester, the
circuit 34 may include means for compressing the test response that is read from thescan chains 26. One structure for providing such compression is the multiple input signature register (MISR) 42 described above. Another structure for providing such compression is one or more spatial compactors (not shown), especially for the deterministic test patters. The compressed test responses produced by the compactors are compared one by one with compressed reference responses within the tester. A fault is detected if a reference response does not match an actual response. - The providing of a compressed test pattern to a circuit, its decompression into a decompressed test pattern, and the application of the decompressed test pattern to the scan chains is performed synchronously, continuously, and substantially concurrently. The rate at which each act occurs, however, can vary. All acts can be performed synchronously at a same clock rate if desired. Or the acts can be performed at different clock rates. If the acts are performed at the same clock rate, or if the compressed test patterns are provided and decompressed at a higher clock rate than at which the decompressed test patterns are applied to the scan chains, then the number of outputs of decompressor/
PRPG 36 and associated scan chains will exceed the number of input channels of the decompressor/PRPG. In this first case, decompression is achieved by providing more decompressor/PRPG outputs than input channels. If the compressed test patterns are provided at a lower clock rate and decompressed and applied to the scan chains at a higher clock rate, then the number of outputs and associated scan chains can be the same, fewer, or greater than the number of input channels. In this second case, decompression is achieved by generating the decompressed test pattern bits at a higher clock rate than the clock rate at which the compressed test pattern bits are provided. -
FIG. 3 is a block diagram of one possible embodiment of a decompressor/PRPG 36 in accordance with the invention. The decompressor/PRPG 36 includes a number ofinput channels 37 through which compressed deterministic test patterns are received from thetester 21 via ANDgates 27. The decompressor is also connected tolines 38 and 39 (shown in more detail inFIG. 4 ). In this embodiment, the decompressor/PRPG is a linear finite state machine (LFSM) 46 coupled, if desired, through itstaps 48 to aphase shifter 50. The LFSM through the phase shifter provides highly linearly independent test patterns to the inputs ofnumerous scan chains 26 in theCUT 24. The LFSM can be built on the basis of the canonical forms of linear feedback shift registers, cellular automata, or transformed LFSRs that can be obtained by applying a number of m-sequence preserving transformations. The output of the LFSM is applied through output channels to thephase shifter 50, which ensures that the decompressed pattern bits present within each of themultiple scan chains 26 at any given time do not overlap in pattern (i.e., are out of phase). - The concept of continuous flow decompression described herein rests on the fact noted above that deterministic test patterns typically have only between 2 to 5% of bits deterministically specified, with the remaining bits randomly filled during test pattern generation. (Test patterns with partially specified bit positions are called test cubes, an example of which appears in Table 2.) These partially specified test cubes are compressed so that the test data volume that has to be stored externally is significantly reduced. The fewer the number of specified bits in a test cube, the better is the ability to encode the information into a compressed pattern. The ability to encode test cubes into a compressed pattern is exploited by having a few decompressor input channels driving the circuit-under-test, which are viewed by the tester as virtual scan chains. The
actual CUT 24, however, has its memory elements connected into a large number of real scan chains. Under these circumstances, even a low-cost tester that has few scan channels and sufficiently small memory for storing test data can drive the circuit externally. -
FIG. 4 shows one possible means for the tester and BIST controller to initialize the decompressor/PRPG 36.Line 39, which provides a tester reset signal before the application of each deterministic pattern, is coupled to each of the memory elements (stages) of theLFSM 46. When active (high), the signal online 39 resets each memory element to a zero value through an ANDgate 31 coupled to the input terminal of each element. When inactive (low), the reset signal has no effect on the operation of the LFSM.Line 38, which provides a seed/reset signal from the BIST controller, is also coupled to each memory element of the LFSM. The particular coupling at each element determines the binary value of the seed at that element; thus, the seed is “hard-wired” into the LFSM. When the signal online 38 is high, it loads the seed by setting each element to a binary predetermined value. InFIG. 4 , for example,element 7 is set to 0 because the high signal online 38 disable the adjacent ANDgate 31.Element 0, in contrast, is set to 1 because theOR gate 47 adjacent to the element passes the high signal to the element regardless of the value provided by the output terminal ofadjacent element 1. Other initialization means are, of course, possible, such as transmitting a seed from the BIST controller or tester rather than wiring it into the LFSM. -
FIG. 5 shows in more detail an exemplary decompressor/PRPG, with an LFSM embodied in an eight-stage type 1LFSR 52 implementing primitive polynomial h(x)=x8+x4+x3+x2+1.Lines phase shifter 50, embodied in a number of XOR gates, drives eightscan chains 26, each eight bits long. The structure of the phase shifter is selected in such a way that a mutual separation between the shifter's output channels C0-C7 is at least eight bits, and all output channels are driven by 3-input (tap) XOR functions having the following forms: -
TABLE 1 C0 = s4 ⊕ s3 ⊕ s0 C1 = s7 ⊕ s6 ⊕ s5 C2 = s7 ⊕ s3 ⊕ s2 C3 = s6 ⊕ s1 ⊕ s0 C4 = s4 ⊕ s2 ⊕ s1 C5 = s5 ⊕ s2 ⊕ s0 C6 = s6 ⊕ s5 ⊕ s3 C7 = s7 ⊕ s2 ⊕ s0
where Ci is the ith output channel and sk indicates the kth stage of the LFSR. Assume that theLFSR 52 is fed every clock cycle through itsinput channels input injectors 48 a, 48 b (XOR gates) to the second and the sixth stages of the register. The input variables “a” (compressed test pattern bits) received onchannel 37 a are labeled with even subscripts (a0, a2, a4, . . . ) and the variables “a” received onchannel 37 b are labeled with odd subscripts (a1, a3, a5, . . . ). Treating these external variables as Boolean, all scan cells can be conceptually filled with symbolic expressions being linear functions of input variables injected bytester 21 into theLFSR 52. Given the feedback polynomial, thephase shifter 50, the location of injectors 48 a, b as well as an additional initial period of four clock cycles during which only the LFSR is supplied by test data, the contents of each scan cell within thescan chains 26 can be logically determined. -
FIG. 6 gives the expressions for the sixty-four cells in the scan chains ofFIG. 5 , with the scan chains identified as 0 through 7 at the bottom ofFIG. 5 . The expressions for each scan chain cell inFIG. 6 are listed in the order in which the information is shifted into the chain, i.e., the topmost expression represents the data shifted in first to the chain and thus corresponds to the information stored in the bottom cell of that chain. - Assume that the decompressor/
PRPG 36 inFIG. 5 is to generate a test pattern based on the following partially specified test cube in Table 2 (the contents of the eight scan chains are shown here horizontally, with the leftmost column representing the information that is shifted first into the scan chains and which thus resides in the bottom scan chain cell): -
TABLE 2 x x x x x x x x scan chain 0x x x x x x x x scan chain 1x x x x 1 1 x xscan chain 2x x 0 x x x 1 xscan chain 3x x x x 0x x 1scan chain 4x x 0 x 0 x x x scan chain 5x x 1 x 1 x x x scan chain 6x x x x x x x x scan chain 7
There are only ten deterministically specified bits; the variable x denotes a “don't care” condition. Then a corresponding compressed test pattern can be determined by solving the following system of ten equations fromFIG. 5 using any of a number of well-known techniques such as Gauss-Jordan elimination techniques. The selected equations correspond to the ten deterministically specified bits: -
TABLE 3 a2 ⊕ a6 ⊕ a11 = 1 a0 ⊕ a1 ⊕ a4 ⊕ a8 ⊕ a13 = 1 a4 ⊕ a5 ⊕ a9 ⊕ a11 = 0 a0 ⊕ a2 ⊕ a5 ⊕ a12 ⊕ a13 ⊕ a17 ⊕ a19 = 1 a1 ⊕ a2 ⊕ a4 ⊕ a5 ⊕ a6 ⊕ a8 ⊕ a12 ⊕ a15 = 0 a0 ⊕ a1 ⊕ a3 ⊕ a5 ⊕ a7 ⊕ a8 ⊕ a10 ⊕ a11 ⊕ a12 ⊕ a14 ⊕ a18 ⊕ a21 = 1 a2 ⊕ a3 ⊕ a4 ⊕ a9 ⊕ a10 = 0 a0 ⊕ a1 ⊕ a2 ⊕ a6 ⊕ a7 ⊕ a8 ⊕ a13 ⊕ a14 = 0 a3 ⊕ a4 ⊕ a5 ⊕ a6 ⊕ a10 = 1 a0 ⊕ a1 ⊕ a3 ⊕ a7 ⊕ a8 ⊕ a9 ⊕ a10 ⊕ a14 = 1
It can be verified that the resulting seed variables a0, a1, a2, a3 and a13 are equal to the value of one while the remaining variables assume the value of zero. This seed will subsequently produce a fully specified test pattern in the following form (the initial specified positions are underlined): -
TABLE 4 1 0 1 0 0 1 0 0 1 1 0 0 0 1 0 0 1 1 1 1 1 1 1 0 0 0 0 1 0 0 1 1 1 0 1 0 0 0 0 1 1 1 0 1 0 0 0 0 1 1 1 1 1 1 1 1 0 1 0 0 1 1 0 0
The compression ratio is defined as the number of scan cells divided by the number of bits required to place the test pattern within the cells. In the embodiment ofFIG. 5 , four bits are provided at each of the two injectors to fill the decompressor/PRPG and then eight additional bits are provided at each of the two injectors to complete the generation of content for each of the scan cells. This achieves a compression ratio of 64/(2×8+2×4)≈2.66. With no compression, the ratio would be less than one (64/(8×8+8×4)≈0.67). -
FIGS. 7A-D illustrate various embodiments for theLFSM 46 ofFIG. 3 .FIG. 7A is a type I LFSR 60.FIG. 7B is atype II LFSR 62.FIG. 7C is a transformedLFSR 64. AndFIG. 7D is acellular automaton 66. All of them implement primitive polynomials. Except for thecellular automaton 66, in each case the LFSM includes a number of memory elements connected in a shift register configuration. In addition, there are several feedback connections between various memory cells that uniquely determine the next state of the LFSM. The feedback connections are assimilated into the design by introducing injectors in the form of XOR gates near the destination memory elements. Theinput channels input channels 37 may have multiple fan-outs drivingdifferent LFSM injectors 48 to improve the encoding efficiency. -
FIG. 8 shows a preferred embodiment of a 32-bit LFSM in the form of are-timed LFSR 68. The injectors are spaced equally so that the input variables are distributed optimally once they are injected into the LFSM. In practice, the size of the LFSM depends on the number of real scan chains in a circuit, the desired compression ratio of encoding, and on certain structural properties of the circuit-under-test. -
FIG. 9 illustrates an alternative embodiment of aphase shifter 50, constructed with an array of XNOR gates rather than XOR gates. Phase shifters can be constructed with combinations of XNOR and XOR gates as well. -
FIG. 10 illustrates the use of parallel-to-serial conversion for applying a compressed test pattern to the decompressor. If theinput channels 37 of the decompressor/PRPG 36 are fewer in number than the number ofscan channels 40 of thetester 21, it can be advantageous to provide a parallel-to-serial converter such asregisters 70 at the input to the decompressor. Theregisters 70 are clocked such that their contents are shifted out before the next set of bits is applied to the register from thetester 21. The continuous flow of the test patterns is thus preserved. - The process of decompressing a deterministic test pattern will now be described in more detail, with reference to
FIG. 3 . TheLFSM 46 starts its operation from an initial all-zero state provided by a reset signal online 39 bytester 21. Assuming an n-bit LFSM and m input injectors, ┌n/m┐ clock cycles may be used to initialize the LFSM before it starts generating bits corresponding to the actual test patterns. After initialization of the LFSM and assuming the appropriate system clocks are running at the same rate, a new bit is loaded in parallel into eachscan chain 26 every clock cycle via thephase shifter 50. At this time, the circuit-under-test 24 is operated in the scan mode, so that the decompressed test pattern fills thescan chains 26 with 0s and 1s (and shifts out any previous test response stored there). A small number of bit positions in the scan chains, therefore, get deterministically specified values while the remaining positions are filled with random bits generated by the LFSM. The number of clock cycles for which a test pattern is shifted is determined by the length of the longest scan chain within the circuit, the number being at least as great as the number of cells in the longest scan chain. A scan-shift signal is therefore held high for all the scan chains until the longest scan chain gets the entire test pattern. The shorter scan chains in the circuit are left justified so that the first few bits that are shifted are overwritten without any loss of information. - Patterns from the LFSM may be linearly dependent. In other words, it is possible to determine various bit positions within the two-dimensional structure of multiple scan chains that are significantly correlated. This causes testability problems, as it is often not possible to provide the necessary stimulus for fault excitation to the gates driven by positions that have some form of dependency between them. Consequently, the phase shifter 50 (such as an array of XOR gates or XNOR gates) may be employed at the taps (outputs) of the LFSM to reduce linear dependencies between various bit positions within the scan chains. The XOR logic can be two-level or multi-level depending on the size of the XOR gates. Every scan chain in the
CUT 24 is driven by signals that are obtained by XOR-ing a subset oftaps 48 from the LFSM. These taps are determined so that the encoding efficiency of the test cubes is still preserved. In addition, the taps are selected in a manner so that all memory cells in the LFSM have approximately equal number of fan-out signals and the propagation delays are suitably optimized. Once a decompressed test pattern is completely loaded into the scan chains during test mode, theCUT 24 is switched to the normal mode of operation. The CUT then performs its normal operation under the stimulus provided by the test pattern in the scan chains. The test response of the CUT is captured in the scan chains. During the capture the LFSM is reset to the all-zero state before a new initialization cycle begins for loading the next test pattern. - Having illustrated and described the principles of the invention in exemplary embodiments, it should be apparent to those skilled in the art that the illustrative embodiments can be modified in arrangement and detail without departing from such principles. For example, the order of steps in the various methods can be varied. In view of the many possible embodiments to which the principles of the invention may be applied, it should be understood that the illustrative embodiment is intended to teach these principles and is not intended to be a limitation on the scope of the invention. We therefore claim as our invention all that comes within the scope and spirit of the following claims and their equivalents.
Claims (4)
1.-33. (canceled)
34. A method for applying test patterns to scan chains of a circuit-under test, the method comprising:
in a first of multiple modes of operation,
decompressing bits of a compressed deterministic test pattern into a decompressed deterministic test pattern as the bits of the compressed deterministic test pattern are received; and
outputting the decompressed deterministic test pattern to the scan chains of the circuit-under test.
35. The method of claim 34 , further comprising:
in a second of the multiple modes of operation,
generating a set of pseudo-random test patterns; and
outputting the pseudo-random test patterns to the scan chains of the circuit-under-test.
36. A system, comprising:
means for, in a first of multiple modes of operation, decompressing bits of a compressed deterministic test pattern into a decompressed deterministic test pattern as the bits of the compressed deterministic test pattern are received and outputting the decompressed deterministic test pattern to scan chains of a circuit-under test; and
means for, in a second of the multiple modes of operation, generating a set of pseudo-random test patterns and outputting the pseudo-random test patterns to the scan chains of the circuit-under-test.
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/983,815 US20110167309A1 (en) | 1999-11-23 | 2011-01-03 | Decompressor/prpg for applying pseudo-random and deterministic test patterns |
US13/013,712 US8533547B2 (en) | 1999-11-23 | 2011-01-25 | Continuous application and decompression of test patterns and selective compaction of test responses |
US14/021,800 US9134370B2 (en) | 1999-11-23 | 2013-09-09 | Continuous application and decompression of test patterns and selective compaction of test responses |
US14/853,412 US9664739B2 (en) | 1999-11-23 | 2015-09-14 | Continuous application and decompression of test patterns and selective compaction of test responses |
US15/608,716 US10234506B2 (en) | 1999-11-23 | 2017-05-30 | Continuous application and decompression of test patterns and selective compaction of test responses |
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16713799P | 1999-11-23 | 1999-11-23 | |
US09/713,664 US6684358B1 (en) | 1999-11-23 | 2000-11-15 | Decompressor/PRPG for applying pseudo-random and deterministic test patterns |
US10/736,966 US7093175B2 (en) | 1999-11-23 | 2003-12-15 | Decompressor/PRPG for applying pseudo-random and deterministic test patterns |
US11/502,655 US7506232B2 (en) | 1999-11-23 | 2006-08-11 | Decompressor/PRPG for applying pseudo-random and deterministic test patterns |
US12/402,880 US7865794B2 (en) | 1999-11-23 | 2009-03-12 | Decompressor/PRPG for applying pseudo-random and deterministic test patterns |
US12/983,815 US20110167309A1 (en) | 1999-11-23 | 2011-01-03 | Decompressor/prpg for applying pseudo-random and deterministic test patterns |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/402,880 Continuation US7865794B2 (en) | 1999-11-23 | 2009-03-12 | Decompressor/PRPG for applying pseudo-random and deterministic test patterns |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/620,021 Continuation-In-Part US7493540B1 (en) | 1999-11-23 | 2000-07-20 | Continuous application and decompression of test patterns to a circuit-under-test |
US13/013,712 Continuation-In-Part US8533547B2 (en) | 1999-11-23 | 2011-01-25 | Continuous application and decompression of test patterns and selective compaction of test responses |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110167309A1 true US20110167309A1 (en) | 2011-07-07 |
Family
ID=26862893
Family Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/713,664 Expired - Lifetime US6684358B1 (en) | 1999-11-23 | 2000-11-15 | Decompressor/PRPG for applying pseudo-random and deterministic test patterns |
US10/736,966 Expired - Lifetime US7093175B2 (en) | 1999-11-23 | 2003-12-15 | Decompressor/PRPG for applying pseudo-random and deterministic test patterns |
US11/502,655 Expired - Lifetime US7506232B2 (en) | 1999-11-23 | 2006-08-11 | Decompressor/PRPG for applying pseudo-random and deterministic test patterns |
US12/402,880 Expired - Fee Related US7865794B2 (en) | 1999-11-23 | 2009-03-12 | Decompressor/PRPG for applying pseudo-random and deterministic test patterns |
US12/983,815 Abandoned US20110167309A1 (en) | 1999-11-23 | 2011-01-03 | Decompressor/prpg for applying pseudo-random and deterministic test patterns |
Family Applications Before (4)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/713,664 Expired - Lifetime US6684358B1 (en) | 1999-11-23 | 2000-11-15 | Decompressor/PRPG for applying pseudo-random and deterministic test patterns |
US10/736,966 Expired - Lifetime US7093175B2 (en) | 1999-11-23 | 2003-12-15 | Decompressor/PRPG for applying pseudo-random and deterministic test patterns |
US11/502,655 Expired - Lifetime US7506232B2 (en) | 1999-11-23 | 2006-08-11 | Decompressor/PRPG for applying pseudo-random and deterministic test patterns |
US12/402,880 Expired - Fee Related US7865794B2 (en) | 1999-11-23 | 2009-03-12 | Decompressor/PRPG for applying pseudo-random and deterministic test patterns |
Country Status (7)
Country | Link |
---|---|
US (5) | US6684358B1 (en) |
EP (1) | EP1256007B1 (en) |
JP (1) | JP2003518245A (en) |
AT (1) | ATE399330T1 (en) |
DE (1) | DE60039311D1 (en) |
HK (1) | HK1049207A1 (en) |
WO (1) | WO2001038890A1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110200124A1 (en) * | 2010-02-12 | 2011-08-18 | Fuji Xerox Co., Ltd. | Pseudo random signal generating apparatus, communications system, and image forming system |
US20140013176A1 (en) * | 2000-03-09 | 2014-01-09 | Texas Instruments Incorporated | Adapting scan-bist architectures for low power operation |
US9904616B2 (en) | 2011-12-14 | 2018-02-27 | International Business Machines Corporation | Instruction output dependent on a random number-based selection or non-selection of a special command from a group of commands |
Families Citing this family (120)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6327687B1 (en) * | 1999-11-23 | 2001-12-04 | Janusz Rajski | Test pattern compression for an integrated circuit test environment |
US6874109B1 (en) * | 1999-11-23 | 2005-03-29 | Janusz Rajski | Phase shifter with reduced linear dependency |
US9664739B2 (en) | 1999-11-23 | 2017-05-30 | Mentor Graphics Corporation | Continuous application and decompression of test patterns and selective compaction of test responses |
JP3845016B2 (en) * | 1999-11-23 | 2006-11-15 | メンター・グラフィクス・コーポレーション | Continuous application and decompression of test patterns to the field of circuit technology under test |
US6557129B1 (en) | 1999-11-23 | 2003-04-29 | Janusz Rajski | Method and apparatus for selectively compacting test responses |
US6684358B1 (en) * | 1999-11-23 | 2004-01-27 | Janusz Rajski | Decompressor/PRPG for applying pseudo-random and deterministic test patterns |
US9134370B2 (en) | 1999-11-23 | 2015-09-15 | Mentor Graphics Corporation | Continuous application and decompression of test patterns and selective compaction of test responses |
US6353842B1 (en) * | 1999-11-23 | 2002-03-05 | Janusz Rajski | Method for synthesizing linear finite state machines |
US8533547B2 (en) * | 1999-11-23 | 2013-09-10 | Mentor Graphics Corporation | Continuous application and decompression of test patterns and selective compaction of test responses |
JP4228061B2 (en) * | 2000-12-07 | 2009-02-25 | 富士通マイクロエレクトロニクス株式会社 | Integrated circuit test apparatus and test method |
JP3851782B2 (en) * | 2001-03-07 | 2006-11-29 | 株式会社東芝 | Semiconductor integrated circuit and test method thereof |
US6950974B1 (en) * | 2001-09-07 | 2005-09-27 | Synopsys Inc. | Efficient compression and application of deterministic patterns in a logic BIST architecture |
JP2003098225A (en) * | 2001-09-25 | 2003-04-03 | Toshiba Corp | Semiconductor integrated circuit |
JP2003107129A (en) * | 2001-09-27 | 2003-04-09 | Fujitsu Ltd | Semiconductor device and its design method |
WO2003032159A2 (en) * | 2001-10-11 | 2003-04-17 | Altera Corporation | Error detection on programmable logic resources |
US6981191B2 (en) * | 2001-10-12 | 2005-12-27 | Sun Microsystems, Inc. | ASIC logic BIST employing registers seeded with differing primitive polynomials |
US6901543B2 (en) * | 2001-10-12 | 2005-05-31 | Sun Microsystems, Inc. | Utilizing slow ASIC logic BIST to preserve timing integrity across timing domains |
US20030074616A1 (en) * | 2001-10-12 | 2003-04-17 | Dorsey Michael C. | ASIC BIST controller employing multiple clock domains |
US20030074620A1 (en) * | 2001-10-12 | 2003-04-17 | Dorsey Michael C. | Configurable asic memory bist controller employing multiple state machines |
US20030074619A1 (en) * | 2001-10-12 | 2003-04-17 | Dorsey Michael C. | Memory bist employing a memory bist signature |
US20030074618A1 (en) * | 2001-10-12 | 2003-04-17 | Dorsey Michael C. | Dual mode ASIC BIST controller |
US6996760B2 (en) * | 2001-10-12 | 2006-02-07 | Sun Microsystems | ASIC BIST employing stored indications of completion |
US7552373B2 (en) * | 2002-01-16 | 2009-06-23 | Syntest Technologies, Inc. | Method and apparatus for broadcasting scan patterns in a scan-based integrated circuit |
US7412637B2 (en) * | 2003-01-10 | 2008-08-12 | Syntest Technologies, Inc. | Method and apparatus for broadcasting test patterns in a scan based integrated circuit |
US20030163774A1 (en) * | 2002-02-26 | 2003-08-28 | Parrish Gregory C. | Method, apparatus, and system for efficient testing |
GB2386444B (en) * | 2002-03-12 | 2004-05-26 | Toshiba Res Europ Ltd | Digital correlators |
EP1416641A1 (en) * | 2002-10-30 | 2004-05-06 | STMicroelectronics S.r.l. | Method for compressing high repetitivity data, in particular data used in memory device testing |
US7131046B2 (en) * | 2002-12-03 | 2006-10-31 | Verigy Ipco | System and method for testing circuitry using an externally generated signature |
US20040139377A1 (en) * | 2003-01-13 | 2004-07-15 | International Business Machines Corporation | Method and apparatus for compact scan testing |
EP1595211B1 (en) * | 2003-02-13 | 2008-07-09 | Mentor Graphics Corporation | Compressing test responses using a compactor |
US7437640B2 (en) * | 2003-02-13 | 2008-10-14 | Janusz Rajski | Fault diagnosis of compressed test responses having one or more unknown states |
US7302624B2 (en) * | 2003-02-13 | 2007-11-27 | Janusz Rajski | Adaptive fault diagnosis of compressed test responses |
US7502976B2 (en) * | 2003-02-13 | 2009-03-10 | Ross Don E | Testing embedded memories in an integrated circuit |
US7509550B2 (en) | 2003-02-13 | 2009-03-24 | Janusz Rajski | Fault diagnosis of compressed test responses |
KR20050106524A (en) * | 2003-03-14 | 2005-11-09 | 주식회사 아도반테스토 | Testing apparatus, program for testing apparatus, test pattern recording medium, and method of controlling testing apparatus |
JP4520103B2 (en) * | 2003-04-02 | 2010-08-04 | ルネサスエレクトロニクス株式会社 | Scan test pattern input method and semiconductor integrated circuit |
EP1491906B1 (en) * | 2003-06-24 | 2007-05-16 | STMicroelectronics S.r.l. | An integrated device with an improved BIST circuit for executing a structured test |
US7523370B1 (en) | 2003-09-15 | 2009-04-21 | Cadence Design Systems, Inc. | Channel masking during integrated circuit testing |
KR20060095969A (en) * | 2003-09-19 | 2006-09-05 | 코닌클리즈케 필립스 일렉트로닉스 엔.브이. | Electronic circuit comprising a secret sub-module |
US20050234686A1 (en) * | 2004-02-06 | 2005-10-20 | Hongwei Cheng | Analysis method and system |
US7356745B2 (en) | 2004-02-06 | 2008-04-08 | Texas Instruments Incorporated | IC with parallel scan paths and compare circuitry |
US7404115B2 (en) * | 2004-02-12 | 2008-07-22 | International Business Machines Corporation | Self-synchronising bit error analyser and circuit |
US7239978B2 (en) * | 2004-03-31 | 2007-07-03 | Wu-Tung Cheng | Compactor independent fault diagnosis |
US7729884B2 (en) * | 2004-03-31 | 2010-06-01 | Yu Huang | Compactor independent direct diagnosis of test hardware |
US8280687B2 (en) * | 2004-03-31 | 2012-10-02 | Mentor Graphics Corporation | Direct fault diagnostics using per-pattern compactor signatures |
US7386777B2 (en) * | 2004-04-05 | 2008-06-10 | Verigy (Singapore) Pte. Ltd. | Systems and methods for processing automatically generated test patterns |
US7590905B2 (en) * | 2004-05-24 | 2009-09-15 | Syntest Technologies, Inc. | Method and apparatus for pipelined scan compression |
US7231570B2 (en) * | 2004-05-26 | 2007-06-12 | Syntest Technologies, Inc. | Method and apparatus for multi-level scan compression |
US7418640B2 (en) * | 2004-05-28 | 2008-08-26 | Synopsys, Inc. | Dynamically reconfigurable shared scan-in test architecture |
US7346823B1 (en) * | 2004-06-24 | 2008-03-18 | Cypress Semiconductor Corporation | Automatic built-in self-test of logic with seeding from on-chip memory |
DE602005012266D1 (en) | 2004-06-30 | 2009-02-26 | Nxp Bv | CIRCUIT ARRANGEMENT AND METHOD FOR CHECKING A GROUNDING CIRCUIT |
US7398443B2 (en) * | 2004-10-15 | 2008-07-08 | Genesis Microchip Inc. | Automatic fault-testing of logic blocks using internal at-speed logic-BIST |
US7302626B2 (en) * | 2004-11-19 | 2007-11-27 | Nec Laboratories America, Inc. | Test pattern compression with pattern-independent design-independent seed compression |
US7555688B2 (en) * | 2005-04-26 | 2009-06-30 | Lsi Logic Corporation | Method for implementing test generation for systematic scan reconfiguration in an integrated circuit |
WO2006121882A2 (en) * | 2005-05-05 | 2006-11-16 | Cypress Semiconductor Corporation | Parallel input/output self-test circuit and method |
KR100727975B1 (en) * | 2005-09-10 | 2007-06-14 | 삼성전자주식회사 | Fault diagnostic apparatus of System on chip and method thereof, SoC capable of fault diagnostic |
DE102005046588B4 (en) * | 2005-09-28 | 2016-09-22 | Infineon Technologies Ag | Apparatus and method for testing and diagnosing digital circuits |
WO2007069098A1 (en) * | 2005-11-04 | 2007-06-21 | Nxp B.V. | Integrated circuit test method and test apparatus |
US7224638B1 (en) | 2005-12-15 | 2007-05-29 | Sun Microsystems, Inc. | Reliability clock domain crossing |
US7627065B2 (en) * | 2005-12-21 | 2009-12-01 | Sun Microsystems, Inc. | Generating a clock crossing signal based on clock ratios |
WO2007098167A2 (en) | 2006-02-17 | 2007-08-30 | Mentor Graphics Corporation | Multi-stage test response compactors |
US7797603B2 (en) * | 2006-07-21 | 2010-09-14 | Janusz Rajski | Low power decompression of test cubes |
US7647540B2 (en) * | 2006-07-21 | 2010-01-12 | Janusz Rajski | Decompressors for low power decompression of test patterns |
TWI312075B (en) * | 2006-11-30 | 2009-07-11 | Ind Tech Res Inst | Scan test data compression method and decoding apparatus for multiple-scan-chain designs |
DE102006059158B4 (en) * | 2006-12-14 | 2009-06-10 | Advanced Micro Devices, Inc., Sunnyvale | Integrated circuit chip with at least two circuit cores and associated method for testing |
DE102006059156B4 (en) | 2006-12-14 | 2008-11-06 | Advanced Micro Devices, Inc., Sunnyvale | Method for testing an integrated circuit chip with at least two circuit cores and integrated circuit chip and test system |
JP5537158B2 (en) * | 2007-02-12 | 2014-07-02 | メンター グラフィックス コーポレイション | Low power scan test technology and equipment |
JP4427068B2 (en) | 2007-03-07 | 2010-03-03 | 富士通株式会社 | Pseudorandom number generator, semiconductor integrated circuit, recording medium recording design data of the semiconductor integrated circuit, and pseudorandom number generator control method |
US7840865B2 (en) * | 2007-03-23 | 2010-11-23 | Mentor Graphics Corporation | Built-in self-test of integrated circuits using selectable weighting of test patterns |
US7823034B2 (en) * | 2007-04-13 | 2010-10-26 | Synopsys, Inc. | Pipeline of additional storage elements to shift input/output data of combinational scan compression circuit |
EP2000812A1 (en) * | 2007-06-05 | 2008-12-10 | Nxp B.V. | Testable integrated circuit die and integrated circuit package |
US7941722B2 (en) * | 2007-06-24 | 2011-05-10 | Texas Instruments Incorporated | Testing of integrated circuits using test module |
US8294149B2 (en) | 2007-11-06 | 2012-10-23 | International Business Machines Corporation | Test structure and methodology for three-dimensional semiconductor structures |
US7519889B1 (en) * | 2008-04-01 | 2009-04-14 | International Business Machines Corporation | System and method to reduce LBIST manufacturing test time of integrated circuits |
US8584073B2 (en) * | 2008-07-21 | 2013-11-12 | Synopsys, Inc. | Test design optimizer for configurable scan architectures |
WO2010029746A1 (en) * | 2008-09-12 | 2010-03-18 | 株式会社アドバンテスト | Test module and test method |
US7979763B2 (en) * | 2008-10-21 | 2011-07-12 | Synopsys, Inc. | Fully X-tolerant, very high scan compression scan test systems and techniques |
US8112685B2 (en) * | 2009-06-11 | 2012-02-07 | Texas Instruments Incorporated | Serial compressed data I/O in a parallel test compression architecture |
US20110022907A1 (en) * | 2009-06-23 | 2011-01-27 | StarDFX Technologies, Inc. | FPGA Test Configuration Minimization |
US7996741B2 (en) * | 2009-08-24 | 2011-08-09 | Syntest Technologies, Inc. | Method and apparatus for low-pin-count scan compression |
JP5643333B2 (en) * | 2009-12-14 | 2014-12-17 | ハンバ フィルテック ゲゼルシャフト ミット ベシュレンクテル ハフツング ウント コンパニー コマンディトゲゼルシャフト | Container filling device |
US20110179325A1 (en) * | 2010-01-15 | 2011-07-21 | Freescale Semiconductor, Inc | System for boundary scan register chain compression |
US8429473B2 (en) * | 2010-03-16 | 2013-04-23 | Synopsys, Inc. | Increasing PRPG-based compression by delayed justification |
CN102906580B (en) | 2010-03-16 | 2016-11-09 | 明导公司 | Test dispatching in test compression environment and test access |
US8887018B2 (en) * | 2010-06-11 | 2014-11-11 | Texas Instruments Incorporated | Masking circuit removing unknown bit from cell in scan chain |
US8468404B1 (en) * | 2010-06-25 | 2013-06-18 | Cadence Design Systems, Inc. | Method and system for reducing switching activity during scan-load operations |
CN101881812A (en) * | 2010-07-05 | 2010-11-10 | 中国人民解放军63908部队 | Built-in self-testing system and method thereof with mixed mode |
US8458541B2 (en) | 2011-03-25 | 2013-06-04 | Freescale Semiconductor, Inc. | System and method for debugging scan chains |
CN103376405B (en) * | 2012-04-27 | 2015-09-09 | 国际商业机器公司 | For the method and apparatus of scanning chain diagnosis |
US9052900B2 (en) | 2013-01-29 | 2015-06-09 | Oracle International Corporation | Serdes fast retrain method upon exiting power saving mode |
US9547043B2 (en) * | 2013-03-07 | 2017-01-17 | Nxp Usa, Inc. | Test control point insertion and X-bounding for logic built-in self-test (LBIST) using observation circuitry |
US9003248B2 (en) * | 2013-06-17 | 2015-04-07 | Mentor Graphics Corporation | Fault-driven scan chain configuration for test-per-clock |
US9222971B2 (en) * | 2013-10-30 | 2015-12-29 | Freescale Semiconductor, Inc. | Functional path failure monitor |
US9915702B2 (en) * | 2013-11-26 | 2018-03-13 | Mentor Graphics Corporation | Channel sharing for testing circuits having non-identical cores |
US9335374B2 (en) * | 2013-12-02 | 2016-05-10 | Mentor Graphics Corporation | Dynamic shift for test pattern compression |
US9448284B2 (en) * | 2014-05-08 | 2016-09-20 | Texas Instruments Incorporated | Method and apparatus for test time reduction using fractional data packing |
US20160003900A1 (en) * | 2014-07-04 | 2016-01-07 | Texas Instruments Incorporated | Self-test methods and systems for digital circuits |
US9519026B2 (en) | 2014-09-30 | 2016-12-13 | Apple Inc. | Compressed scan testing techniques |
WO2016084165A1 (en) | 2014-11-26 | 2016-06-02 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US9933485B2 (en) | 2015-02-24 | 2018-04-03 | Mentor Graphics Corporation | Deterministic built-in self-test based on compressed test patterns stored on chip and their derivatives |
US10060979B2 (en) | 2016-08-02 | 2018-08-28 | Texas Instruments Incorporated | Generating multiple pseudo static control signals using on-chip JTAG state machine |
US10184980B2 (en) | 2016-09-06 | 2019-01-22 | Texas Instruments Incorporated | Multiple input signature register analysis for digital circuitry |
US10509072B2 (en) * | 2017-03-03 | 2019-12-17 | Mentor Graphics Corporation | Test application time reduction using capture-per-cycle test points |
US10353001B2 (en) | 2017-06-01 | 2019-07-16 | Seagate Technology Llc | Rapid scan testing of integrated circuit chips |
US10247780B2 (en) * | 2017-08-02 | 2019-04-02 | Texas Instruments Incorporated | Re-programmable self-test |
EP3543985A1 (en) * | 2018-03-21 | 2019-09-25 | dSPACE digital signal processing and control engineering GmbH | Simulation of different traffic situations for a test vehicle |
US10996273B2 (en) | 2018-03-22 | 2021-05-04 | Siemens Industry Software Inc. | Test generation using testability-based guidance |
US11422188B2 (en) | 2018-03-22 | 2022-08-23 | Siemens Industry Software Inc | Isometric control data generation for test compression |
CN112154336B (en) | 2018-03-22 | 2024-03-29 | 西门子工业软件有限公司 | Deterministic star built-in self-test |
CN112154338B (en) | 2018-03-22 | 2023-05-30 | 西门子工业软件有限公司 | Flexible equidistant decompressor architecture for test compression |
US10746790B1 (en) * | 2019-03-25 | 2020-08-18 | International Business Machines Corporation | Constrained pseudorandom test pattern for in-system logic built-in self-test |
US11815555B2 (en) | 2019-09-06 | 2023-11-14 | Siemens Industry Software Inc. | Universal compactor architecture for testing circuits |
US11106848B2 (en) | 2019-11-14 | 2021-08-31 | Siemens Industry Software Inc. | Diagnostic resolution enhancement with reversible scan chains |
US11232246B2 (en) | 2019-11-14 | 2022-01-25 | Siemens Industry Software Inc. | Layout-friendly test pattern decompressor |
US11010523B1 (en) * | 2020-04-13 | 2021-05-18 | Siemens Industry Software Inc. | Prediction of test pattern counts for scan configuration determination |
CN116324440A (en) * | 2020-10-28 | 2023-06-23 | 华为技术有限公司 | Decompression circuit generation method and device |
WO2023107096A1 (en) | 2021-12-07 | 2023-06-15 | Siemens Industry Software Inc. | X-masking for in-system deterministic test |
US11852685B2 (en) | 2022-01-07 | 2023-12-26 | Hamilton Sundstrand Corporation | Stimulated circuits and fault testing methods |
US20240085471A1 (en) * | 2022-09-09 | 2024-03-14 | Infineon Technologies Ag | Test arrangement and method for testing an integrated circuit |
WO2024076370A1 (en) | 2022-10-07 | 2024-04-11 | Siemens Industry Software Inc. | Multi-phase logic built-in self-test observation scan technology |
Family Cites Families (146)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US620021A (en) * | 1899-02-21 | Device for sharpening scissors or other tools | ||
US619985A (en) * | 1899-02-21 | Joseph h | ||
US620023A (en) * | 1899-02-21 | Clarence a | ||
US619988A (en) * | 1899-02-21 | Leg-fastening for bath-tubs | ||
US519078A (en) * | 1894-05-01 | Martin middleton wilson | ||
US517531A (en) * | 1894-04-03 | Induction electric railway | ||
US713605A (en) | 1899-11-13 | 1902-11-18 | Gen Electric | Transformer. |
US713662A (en) * | 1902-03-29 | 1902-11-18 | George Hall | Rural-delivery box. |
US3614400A (en) | 1969-11-26 | 1971-10-19 | Rca Corp | Maximum length pulse sequence generators |
US3700869A (en) | 1970-12-04 | 1972-10-24 | Nasa | Pseudonoise sequence generators with three-tap linear feedback shift registers |
US4024460A (en) * | 1973-11-23 | 1977-05-17 | Hewlett-Packard Company | Electronic line stretcher |
US4122399A (en) * | 1977-12-07 | 1978-10-24 | Bell Telephone Laboratories, Incorporated | Distortion generator |
US4161041A (en) * | 1978-10-06 | 1979-07-10 | The United States Of America As Represented By The Secretary Of The Air Force | Pseudo random number generator apparatus |
GB2049958B (en) | 1979-03-15 | 1983-11-30 | Nippon Electric Co | Integrated logic circuit adapted to performance tests |
US4320509A (en) * | 1979-10-19 | 1982-03-16 | Bell Telephone Laboratories, Incorporated | LSI Circuit logic structure including data compression circuitry |
US4513418A (en) | 1982-11-08 | 1985-04-23 | International Business Machines Corporation | Simultaneous self-testing system |
US4503537A (en) | 1982-11-08 | 1985-03-05 | International Business Machines Corporation | Parallel path self-testing system |
US5974433A (en) | 1984-06-29 | 1999-10-26 | Currie; Robert John | High speed M-sequence generator and decoder circuit |
US4602210A (en) | 1984-12-28 | 1986-07-22 | General Electric Company | Multiplexed-access scan testable integrated circuit |
US4785410A (en) | 1985-06-05 | 1988-11-15 | Clarion Co., Ltd. | Maximum length shift register sequences generator |
US4801870A (en) | 1985-06-24 | 1989-01-31 | International Business Machines Corporation | Weighted random pattern testing apparatus and method |
US4687988A (en) | 1985-06-24 | 1987-08-18 | International Business Machines Corporation | Weighted random pattern testing apparatus and method |
US4754215A (en) | 1985-11-06 | 1988-06-28 | Nec Corporation | Self-diagnosable integrated circuit device capable of testing sequential circuit elements |
JP2628154B2 (en) * | 1986-12-17 | 1997-07-09 | 富士通株式会社 | Semiconductor integrated circuit |
US4827476A (en) * | 1987-04-16 | 1989-05-02 | Tandem Computers Incorporated | Scan test apparatus for digital systems having dynamic random access memory |
US4860236A (en) | 1987-10-26 | 1989-08-22 | University Of Manitoba | Cellular automaton for generating random data |
JPH01239486A (en) | 1988-03-18 | 1989-09-25 | Nec Corp | Output response compressor |
US4974184A (en) | 1988-05-05 | 1990-11-27 | Honeywell Inc. | Maximum length pseudo-random test pattern generator via feedback network modification |
DE3886038T2 (en) | 1988-07-13 | 1994-05-19 | Philips Nv | Storage device which contains a static RAM memory adapted for carrying out a self-test and integrated circuit which contains such a device as built-in static RAM memory. |
US4959832A (en) | 1988-12-09 | 1990-09-25 | International Business Machines | Parallel pseudorandom pattern generator with varying phase shift |
JP2591825B2 (en) | 1989-05-30 | 1997-03-19 | 富士通株式会社 | Logic circuit testing method and apparatus using compressed data |
JP2584673B2 (en) | 1989-06-09 | 1997-02-26 | 株式会社日立製作所 | Logic circuit test apparatus having test data change circuit |
JPH03214809A (en) | 1990-01-19 | 1991-09-20 | Nec Corp | Linear feedback shift register |
US5138619A (en) | 1990-02-15 | 1992-08-11 | National Semiconductor Corporation | Built-in self test for integrated circuit memory |
US5268949A (en) | 1990-03-28 | 1993-12-07 | Ando Electric Co., Ltd. | Circuit for generating M-sequence pseudo-random pattern |
IL94115A (en) * | 1990-04-18 | 1996-06-18 | Ibm Israel | Dynamic process for the generation of biased pseudo-random test patterns for the functional verification of hardware designs |
JP2861457B2 (en) * | 1990-05-24 | 1999-02-24 | セイコーエプソン株式会社 | Optical recording / reproducing device |
DE69114183T2 (en) * | 1990-06-07 | 1996-05-30 | Ibm | System for the reduction of test data memories. |
US5167034A (en) | 1990-06-18 | 1992-11-24 | International Business Machines Corporation | Data integrity for compaction devices |
US5173906A (en) | 1990-08-31 | 1992-12-22 | Dreibelbis Jeffrey H | Built-in self test for integrated circuits |
EP0481097B1 (en) | 1990-09-15 | 1995-06-14 | International Business Machines Corporation | Method and apparatus for testing a VLSI device |
US5258986A (en) | 1990-09-19 | 1993-11-02 | Vlsi Technology, Inc. | Tightly coupled, low overhead RAM built-in self-test logic with particular applications for embedded memories |
US5293123A (en) * | 1990-10-19 | 1994-03-08 | Tandem Computers Incorporated | Pseudo-Random scan test apparatus |
JP2584172B2 (en) | 1991-08-23 | 1997-02-19 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Digital test signal generation circuit |
US5369648A (en) | 1991-11-08 | 1994-11-29 | Ncr Corporation | Built-in self-test circuit |
JPH05215816A (en) | 1991-12-06 | 1993-08-27 | Nec Corp | Information processing device |
EP0549949B1 (en) | 1991-12-16 | 1998-03-11 | Nippon Telegraph And Telephone Corporation | Built-in self test circuit |
US5412665A (en) | 1992-01-10 | 1995-05-02 | International Business Machines Corporation | Parallel operation linear feedback shift register |
US5349587A (en) | 1992-03-26 | 1994-09-20 | Northern Telecom Limited | Multiple clock rate test apparatus for testing digital systems |
US5394405A (en) | 1992-04-24 | 1995-02-28 | International Business Machines Corporation | Universal weight generator |
JP3474214B2 (en) * | 1992-10-22 | 2003-12-08 | 株式会社東芝 | Logic circuit and test facilitating circuit provided with the logic circuit |
US5608870A (en) * | 1992-11-06 | 1997-03-04 | The President And Fellows Of Harvard College | System for combining a plurality of requests referencing a common target address into a single combined request having a single reference to the target address |
US5701309A (en) * | 1992-12-02 | 1997-12-23 | At&T Global Information Solutions Company | Automated test equipment digital tester expansion apparatus |
US5586125A (en) | 1993-02-26 | 1996-12-17 | Warner; William T. | Method for generating test vectors for characterizing and verifying the operation of integrated circuits |
EP0620518B1 (en) | 1993-04-06 | 1999-10-06 | Hewlett-Packard Company | Methods and apparatus for generating linear-feedback-shift-register sequences |
US5450414A (en) | 1993-05-17 | 1995-09-12 | At&T Corp. | Partial-scan built-in self-testing circuit having improved testability |
US5416783A (en) * | 1993-08-09 | 1995-05-16 | Motorola, Inc. | Method and apparatus for generating pseudorandom numbers or for performing data compression in a data processor |
US5444716A (en) * | 1993-08-30 | 1995-08-22 | At&T Corp. | Boundary-scan-based system and method for test and diagnosis |
US5414716A (en) | 1993-09-22 | 1995-05-09 | Mitsubishi Electronic Research Laboratories, Inc. | Weighting system for testing of circuits utilizing determination of undetected faults |
JP2975242B2 (en) | 1993-10-08 | 1999-11-10 | キヤノン株式会社 | Recording device |
US5848198A (en) | 1993-10-08 | 1998-12-08 | Penn; Alan Irvin | Method of and apparatus for analyzing images and deriving binary image representations |
US5524114A (en) | 1993-10-22 | 1996-06-04 | Lsi Logic Corporation | Method and apparatus for testing semiconductor devices at speed |
US5617531A (en) | 1993-11-02 | 1997-04-01 | Motorola, Inc. | Data Processor having a built-in internal self test controller for testing a plurality of memories internal to the data processor |
US5631913A (en) | 1994-02-09 | 1997-05-20 | Matsushita Electric Industrial Co., Ltd. | Test circuit and test method of integrated semiconductor device |
US5694401A (en) * | 1994-06-27 | 1997-12-02 | Tandem Computers Incorporated | Fault isolation using pseudo-random scan |
US6029263A (en) * | 1994-06-30 | 2000-02-22 | Tandem Computers Incorporated | Interconnect testing using non-compatible scan architectures |
US5642362A (en) * | 1994-07-20 | 1997-06-24 | International Business Machines Corporation | Scan-based delay tests having enhanced test vector pattern generation |
US5592493A (en) | 1994-09-13 | 1997-01-07 | Motorola Inc. | Serial scan chain architecture for a data processing system and method of operation |
US5748497A (en) | 1994-10-31 | 1998-05-05 | Texas Instruments Incorporated | System and method for improving fault coverage of an electric circuit |
US5533128A (en) * | 1995-01-18 | 1996-07-02 | Vobach; Arnold | Pseudo-random transposition cipher system and method |
US5974179A (en) | 1995-02-13 | 1999-10-26 | Integrated Device Technology, Inc. | Binary image data compression and decompression |
US5717702A (en) | 1995-03-14 | 1998-02-10 | Hughes Electronics | Scan testing digital logic with differing frequencies of system clock and test clock |
US5761489A (en) * | 1995-04-17 | 1998-06-02 | Motorola Inc. | Method and apparatus for scan testing with extended test vector storage in a multi-purpose memory system |
US5553082A (en) * | 1995-05-01 | 1996-09-03 | International Business Machines Corporation | Built-in self-test for logic circuitry at memory array output |
US5574733A (en) * | 1995-07-25 | 1996-11-12 | Intel Corporation | Scan-based built-in self test (BIST) with automatic reseeding of pattern generator |
DE19680782C2 (en) | 1995-07-26 | 2002-11-21 | Advantest Corp | High speed pattern generation method and high speed pattern generator using this method |
US5831992A (en) | 1995-08-17 | 1998-11-03 | Northern Telecom Limited | Methods and apparatus for fault diagnosis in self-testable systems |
FR2738972B1 (en) | 1995-09-15 | 1997-11-28 | Thomson Multimedia Sa | DATA PAGING METHOD FOR A SECURE DATA EXCHANGE PROTOCOL |
US6055658A (en) | 1995-10-02 | 2000-04-25 | International Business Machines Corporation | Apparatus and method for testing high speed components using low speed test apparatus |
US5680543A (en) | 1995-10-20 | 1997-10-21 | Lucent Technologies Inc. | Method and apparatus for built-in self-test with multiple clock circuits |
US5614838A (en) | 1995-11-03 | 1997-03-25 | International Business Machines Corporation | Reduced power apparatus and method for testing high speed components |
US5867507A (en) | 1995-12-12 | 1999-02-02 | International Business Machines Corporation | Testable programmable gate array and associated LSSD/deterministic test methodology |
JP3512939B2 (en) | 1996-03-12 | 2004-03-31 | 株式会社ルネサステクノロジ | Pseudo random number generation circuit and bidirectional shift register |
EP0805458B1 (en) | 1996-04-30 | 2001-06-27 | Agilent Technologies, Inc. | An electronic circuit or board tester with compressed data-sequences |
US5790562A (en) | 1996-05-06 | 1998-08-04 | General Motors Corporation | Circuit with built-in test and method thereof |
US5668817A (en) * | 1996-07-11 | 1997-09-16 | Northern Telecom Limited | Self-testable digital signal processor and method for self-testing of integrating circuits including DSP data paths |
JPH1056361A (en) | 1996-08-07 | 1998-02-24 | Matsushita Electric Ind Co Ltd | Dummy noise generator |
US5717701A (en) * | 1996-08-13 | 1998-02-10 | International Business Machines Corporation | Apparatus and method for testing interconnections between semiconductor devices |
US5812561A (en) | 1996-09-03 | 1998-09-22 | Motorola, Inc. | Scan based testing of an integrated circuit for compliance with timing specifications |
US5790626A (en) | 1996-09-10 | 1998-08-04 | Hewlett-Packard Company | Bi-directional linear feedback shift register |
US5991909A (en) | 1996-10-15 | 1999-11-23 | Mentor Graphics Corporation | Parallel decompressor and related methods and apparatuses |
KR100206128B1 (en) | 1996-10-21 | 1999-07-01 | 윤종용 | Built-in self test circuit |
US5694402A (en) | 1996-10-22 | 1997-12-02 | Texas Instruments Incorporated | System and method for structurally testing integrated circuit devices |
US5701308A (en) | 1996-10-29 | 1997-12-23 | Lockheed Martin Corporation | Fast bist architecture with flexible standard interface |
US5905986A (en) | 1997-01-07 | 1999-05-18 | Hewlett-Packard Company | Highly compressible representation of test pattern data |
US5991898A (en) | 1997-03-10 | 1999-11-23 | Mentor Graphics Corporation | Arithmetic built-in self test of multiple scan-based integrated circuits |
US6199182B1 (en) | 1997-03-27 | 2001-03-06 | Texas Instruments Incorporated | Probeless testing of pad buffers on wafer |
US5968194A (en) * | 1997-03-31 | 1999-10-19 | Intel Corporation | Method for application of weighted random patterns to partial scan designs |
US6026508A (en) | 1997-04-22 | 2000-02-15 | International Business Machines Corporation | Storage sub-system compression and dataflow chip offering excellent data integrity |
US6061818A (en) * | 1997-05-08 | 2000-05-09 | The Board Of Trustees Of The Leland Stanford Junior University | Altering bit sequences to contain predetermined patterns |
US6097889A (en) | 1997-06-23 | 2000-08-01 | Motorola, Inc. | Signal processing apparatus with stages in a signal path operating as LFSR of alternable type and method for processing signals |
JPH1130646A (en) | 1997-07-10 | 1999-02-02 | Nec Eng Ltd | Semiconductor integrated circuit and test circuit to be comprised therein |
US5883906A (en) | 1997-08-15 | 1999-03-16 | Advantest Corp. | Pattern data compression and decompression for semiconductor test system |
KR19990018125A (en) | 1997-08-26 | 1999-03-15 | 윤종용 | IC chip tester data compression method and its compression device and IC chip tester device and tester method |
US5983380A (en) * | 1997-09-16 | 1999-11-09 | International Business Machines Corporation | Weighted random pattern built-in self-test |
DE59813158D1 (en) | 1997-09-18 | 2005-12-08 | Infineon Technologies Ag | Method for testing an electronic circuit |
US6272653B1 (en) * | 1997-11-14 | 2001-08-07 | Intrinsity, Inc. | Method and apparatus for built-in self-test of logic circuitry |
US6198285B1 (en) | 1997-11-28 | 2001-03-06 | Hitachi Medical Corporation | In-room MRI display terminal and remote control system |
CA2226061C (en) | 1997-12-31 | 2002-05-28 | Logicvision, Inc. | Method and apparatus for controlling power level during bist |
US6014763A (en) | 1998-01-15 | 2000-01-11 | International Business Machines Corporation | At-speed scan testing |
US6148425A (en) | 1998-02-12 | 2000-11-14 | Lucent Technologies Inc. | Bist architecture for detecting path-delay faults in a sequential circuit |
US6158032A (en) | 1998-03-27 | 2000-12-05 | International Business Machines Corporation | Data processing system, circuit arrangement and program product including multi-path scan interface and methods thereof |
US6141669A (en) | 1998-05-06 | 2000-10-31 | Nortel Networks Corporation | Pseudorandom binary sequence block shifter |
US6414669B1 (en) * | 1998-05-14 | 2002-07-02 | Minolta Co., Ltd. | Driving method and apparatus for liquid crystal display device |
US6178532B1 (en) | 1998-06-11 | 2001-01-23 | Micron Technology, Inc. | On-chip circuit and method for testing memory devices |
US6256759B1 (en) | 1998-06-15 | 2001-07-03 | Agere Systems Inc. | Hybrid algorithm for test point selection for scan-based BIST |
US6100716A (en) * | 1998-09-17 | 2000-08-08 | Nortel Networks Corporation | Voltage excursion detection apparatus |
US6256760B1 (en) * | 1998-11-13 | 2001-07-03 | Nortel Networks Limited | Automatic test equipment scan test enhancement |
US6286119B1 (en) | 1998-12-22 | 2001-09-04 | Nortel Networks Limited | Delay fault testing with IEEE 1149.1 |
US6240432B1 (en) | 1998-12-28 | 2001-05-29 | Vanguard International Semiconductor Corporation | Enhanced random number generator |
GB9900432D0 (en) * | 1999-01-08 | 1999-02-24 | Xilinx Inc | Linear feedback shift register in a progammable gate array |
US6467058B1 (en) | 1999-01-20 | 2002-10-15 | Nec Usa, Inc. | Segmented compaction with pruning and critical fault elimination |
US6327685B1 (en) | 1999-05-12 | 2001-12-04 | International Business Machines Corporation | Logic built-in self test |
US6590929B1 (en) * | 1999-06-08 | 2003-07-08 | International Business Machines Corporation | Method and system for run-time logic verification of operations in digital systems |
US6463560B1 (en) * | 1999-06-23 | 2002-10-08 | Agere Systems Guardian Corp. | Method for implementing a bist scheme into integrated circuits for testing RTL controller-data paths in the integrated circuits |
US6385750B1 (en) | 1999-09-01 | 2002-05-07 | Synopsys, Inc. | Method and system for controlling test data volume in deterministic test pattern generation |
US6694466B1 (en) * | 1999-10-27 | 2004-02-17 | Agere Systems Inc. | Method and system for improving the test quality for scan-based BIST using a general test application scheme |
US6327687B1 (en) | 1999-11-23 | 2001-12-04 | Janusz Rajski | Test pattern compression for an integrated circuit test environment |
US6874109B1 (en) | 1999-11-23 | 2005-03-29 | Janusz Rajski | Phase shifter with reduced linear dependency |
US6684358B1 (en) * | 1999-11-23 | 2004-01-27 | Janusz Rajski | Decompressor/PRPG for applying pseudo-random and deterministic test patterns |
EP1975634B1 (en) | 1999-11-23 | 2010-09-29 | Mentor Graphics Corporation | Decompressor/PRPG for Applying Pseudo-Random and Deterministic Test Patterns |
JP3845016B2 (en) | 1999-11-23 | 2006-11-15 | メンター・グラフィクス・コーポレーション | Continuous application and decompression of test patterns to the field of circuit technology under test |
US7493540B1 (en) * | 1999-11-23 | 2009-02-17 | Jansuz Rajski | Continuous application and decompression of test patterns to a circuit-under-test |
US6557129B1 (en) | 1999-11-23 | 2003-04-29 | Janusz Rajski | Method and apparatus for selectively compacting test responses |
US6353842B1 (en) | 1999-11-23 | 2002-03-05 | Janusz Rajski | Method for synthesizing linear finite state machines |
DE60108993T2 (en) | 2000-03-09 | 2005-07-21 | Texas Instruments Inc., Dallas | Customization of Scan-BIST architectures for low-consumption operation |
US6611933B1 (en) * | 2000-04-12 | 2003-08-26 | International Business Machines Corporation | Real-time decoder for scan test patterns |
US6300885B1 (en) | 2000-04-14 | 2001-10-09 | International Business Machines Corporation | Dual aldc decompressors inside printer asic |
US6510398B1 (en) * | 2000-06-22 | 2003-01-21 | Intel Corporation | Constrained signature-based test |
US6618826B1 (en) * | 2000-10-26 | 2003-09-09 | Cadence Design Systems, Inc. | Test sequences generated by automatic test pattern generation and applicable to circuits with embedded multi-port RAMs |
JP4228061B2 (en) | 2000-12-07 | 2009-02-25 | 富士通マイクロエレクトロニクス株式会社 | Integrated circuit test apparatus and test method |
US7234092B2 (en) * | 2002-06-11 | 2007-06-19 | On-Chip Technologies, Inc. | Variable clocked scan test circuitry and method |
JP4278940B2 (en) * | 2002-09-09 | 2009-06-17 | 株式会社 液晶先端技術開発センター | Crystallization apparatus and crystallization method |
US7200784B2 (en) * | 2003-01-24 | 2007-04-03 | On-Chip Technologies, Inc. | Accelerated scan circuitry and method for reducing scan test data volume and execution time |
US20060038485A1 (en) * | 2004-08-18 | 2006-02-23 | Harvatek Corporation | Laminated light-emitting diode display device and manufacturing method thereof |
US7484151B2 (en) | 2005-10-03 | 2009-01-27 | Nec Laboratories America, Inc. | Method and apparatus for testing logic circuit designs |
-
2000
- 2000-11-15 US US09/713,664 patent/US6684358B1/en not_active Expired - Lifetime
- 2000-11-16 JP JP2001540387A patent/JP2003518245A/en active Pending
- 2000-11-16 EP EP00979203A patent/EP1256007B1/en not_active Expired - Lifetime
- 2000-11-16 WO PCT/US2000/031780 patent/WO2001038890A1/en active Application Filing
- 2000-11-16 DE DE60039311T patent/DE60039311D1/en not_active Expired - Lifetime
- 2000-11-16 AT AT00979203T patent/ATE399330T1/en not_active IP Right Cessation
-
2003
- 2003-01-22 HK HK03100538.6A patent/HK1049207A1/en unknown
- 2003-12-15 US US10/736,966 patent/US7093175B2/en not_active Expired - Lifetime
-
2006
- 2006-08-11 US US11/502,655 patent/US7506232B2/en not_active Expired - Lifetime
-
2009
- 2009-03-12 US US12/402,880 patent/US7865794B2/en not_active Expired - Fee Related
-
2011
- 2011-01-03 US US12/983,815 patent/US20110167309A1/en not_active Abandoned
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140013176A1 (en) * | 2000-03-09 | 2014-01-09 | Texas Instruments Incorporated | Adapting scan-bist architectures for low power operation |
US9103881B2 (en) * | 2000-03-09 | 2015-08-11 | Texas Instruments Incorporated | Operating scan path generators and compactors sequentially and capturing simultaneously |
US9709628B2 (en) | 2000-03-09 | 2017-07-18 | Texas Instruments Incorporated | Selectable separate scan paths with hold state multiplexer and adapter |
US10060977B2 (en) | 2000-03-09 | 2018-08-28 | Texas Instruments Incorporated | First, second divided scan paths, adaptor, generator and compactor circuitry |
US20110200124A1 (en) * | 2010-02-12 | 2011-08-18 | Fuji Xerox Co., Ltd. | Pseudo random signal generating apparatus, communications system, and image forming system |
US8594148B2 (en) * | 2010-02-12 | 2013-11-26 | Fuji Xerox Co., Ltd. | Pseudo random signal generating apparatus, communications system, and image forming system |
US9904616B2 (en) | 2011-12-14 | 2018-02-27 | International Business Machines Corporation | Instruction output dependent on a random number-based selection or non-selection of a special command from a group of commands |
US10229035B2 (en) | 2011-12-14 | 2019-03-12 | International Business Machines Corporation | Instruction generation based on selection or non-selection of a special command |
US11163579B2 (en) | 2011-12-14 | 2021-11-02 | International Business Machines Corporation | Instruction generation based on selection or non-selection of a special command |
Also Published As
Publication number | Publication date |
---|---|
US7093175B2 (en) | 2006-08-15 |
US20040128599A1 (en) | 2004-07-01 |
EP1256007A1 (en) | 2002-11-13 |
WO2001038890A1 (en) | 2001-05-31 |
US6684358B1 (en) | 2004-01-27 |
EP1256007B1 (en) | 2008-06-25 |
US20090177933A1 (en) | 2009-07-09 |
DE60039311D1 (en) | 2008-08-07 |
HK1049207A1 (en) | 2003-05-02 |
EP1256007A4 (en) | 2005-01-19 |
US7865794B2 (en) | 2011-01-04 |
ATE399330T1 (en) | 2008-07-15 |
JP2003518245A (en) | 2003-06-03 |
US20070011530A1 (en) | 2007-01-11 |
US7506232B2 (en) | 2009-03-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7865794B2 (en) | Decompressor/PRPG for applying pseudo-random and deterministic test patterns | |
US7478296B2 (en) | Continuous application and decompression of test patterns to a circuit-under-test | |
US7493540B1 (en) | Continuous application and decompression of test patterns to a circuit-under-test | |
US10234506B2 (en) | Continuous application and decompression of test patterns and selective compaction of test responses | |
US7111209B2 (en) | Test pattern compression for an integrated circuit test environment | |
US8533547B2 (en) | Continuous application and decompression of test patterns and selective compaction of test responses | |
US6950974B1 (en) | Efficient compression and application of deterministic patterns in a logic BIST architecture | |
Rajski et al. | Embedded deterministic test for low-cost manufacturing | |
US9134370B2 (en) | Continuous application and decompression of test patterns and selective compaction of test responses | |
EP1975634B1 (en) | Decompressor/PRPG for Applying Pseudo-Random and Deterministic Test Patterns | |
EP1475643A1 (en) | Test pattern compression for an integrated circuit test environment |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- INCOMPLETE APPLICATION (PRE-EXAMINATION) |