US20120005488A1 - Encryption processor of memory card and method for writing and reading data using the same - Google Patents
Encryption processor of memory card and method for writing and reading data using the same Download PDFInfo
- Publication number
- US20120005488A1 US20120005488A1 US13/236,897 US201113236897A US2012005488A1 US 20120005488 A1 US20120005488 A1 US 20120005488A1 US 201113236897 A US201113236897 A US 201113236897A US 2012005488 A1 US2012005488 A1 US 2012005488A1
- Authority
- US
- United States
- Prior art keywords
- data
- xor
- memory
- encrypted
- keys
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/14—Protection against unauthorised use of memory or access to memory
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
- H04L9/0618—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
- H04L9/0625—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation with splitting of the data block into left and right halves, e.g. Feistel based algorithms, DES, FEAL, IDEA or KASUMI
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
- H04L9/08—Key distribution or management, e.g. generation, sharing or updating, of cryptographic keys or passwords
- H04L9/0861—Generation of secret information including derivation or calculation of cryptographic keys or passwords
- H04L9/0877—Generation of secret information including derivation or calculation of cryptographic keys or passwords using additional device, e.g. trusted platform module [TPM], smartcard, USB or hardware security module [HSM]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/34—Encoding or coding, e.g. Huffman coding or error correction
Definitions
- the present invention relates to a memory card, and more particularly, to an encryption processor of a memory card and a method of writing and reading data using the encryption processor.
- Memory cards are used in digital devices for writing and reading information. Examples of digital devices are digital cameras, personal digital assistants (PDAs), portable music players, mobile phones, personal computers, etc.
- a memory card typically includes two chips, such as a flash memory and a control chip. Flash memories, embedded for example in recent, conventional memory cards, have relatively high capacity storage capabilities.
- a memory card typically stores data from a digital device in the flash memory unencrypted.
- a flash memory can be dumped by monitoring a bus between the control chip and the flash memory, and the data can be easily intercepted.
- a control chip may include an encryption processor to encrypt the data to be stored in the flash memory.
- An encryption processor typically encrypts predetermined data first, and stores the encrypted data in a first-in-first-out (FIFO) memory in predetermined units.
- An error correcting code (ECC) value of the data stored in the FIFO memory is calculated and stored in the flash memory.
- a flash interface reads the encrypted data from the flash memory, and then stores the encrypted data in the FIFO memory.
- a central processing unit (CPU) reads the encrypted data from the FIFO memory and delivers the encrypted data to an internal memory, such as a random access memory (RAM), an electrically erasable programmable read only memory (EEPROM) or NOR flash memory.
- the encryption processor decodes the encrypted data stored in the internal memory, so that the desired data can be obtained.
- the encryption processor typically takes a relatively long time when encrypting or decoding the data. Also, the CPU may become overloaded.
- An aspect of the present invention provides an encryption processor of a memory card for storing encrypted data in a memory chip.
- the encryption processor includes a first-in, first-out (FIFO) memory for sequentially outputting m-bit data in response to a first signal, and an encryption key generator for generating m-bit encrypted keys (where m is a positive integer) in response to a second signal and for sequentially outputting the encrypted keys in response to a third signal.
- a logic operator performs a logic operation on the data output from the FIFO memory and the encrypted keys output from the encryption key generator during a data write operation to sequentially encrypt the data to obtain m-bit encrypted data.
- the encrypted data is sent to a memory interface.
- a control circuit generates the first signal, the second signal and the third signal in response to a write command and a write address during the data write operation, the second signal and the write command being simultaneously generated.
- the encryption processor may include an error detecting circuit for detecting an error in the encrypted data while the encrypted data is being sent from the logic operator to the memory interface.
- the error detecting circuit may use an error correcting code (ECC).
- ECC error correcting code
- the encryption key generator may use a data encryption standard (DES).
- DES data encryption standard
- the logic operator may perform an XOR operation and the encrypted keys may be m-bit encrypted XOR keys.
- the encryption key generator may further include a register for storing the encrypted XOR keys, and an XOR key FIFO memory for temporarily storing the encrypted XOR keys received from the register, and for sequentially outputting the encrypted XOR keys in response to the third signal.
- the encryption key generator may receive at least one initialization key in response to the second signal in order to generate the encrypted XOR keys.
- the encryption key generator may generate the same encrypted XOR keys when the initialization key is the same.
- the initialization key used for encrypting the data may be used for decoding the encrypted data.
- the key generator may initially receive the initialization key in response to the second signal in order to generate a first m-bit encrypted XOR key, and may receive at least one of the encrypted XOR keys to generate subsequent m-bit encrypted XOR keys.
- the initialization keys used for encrypting the data may be stored in a memory.
- an encryption processor of a memory card for retrieving m-bit encrypted data stored in a memory chip including an encryption key generator, a logic operator and a control circuit.
- the encryption key generator generates m-bit encrypted keys in response to a first signal, and sequentially outputs the encrypted keys in response to a second signal.
- the logic operator performs a logic operation on the encrypted data sent from a memory interface with the encrypted keys output from the encryption key generator during a data read operation to sequentially decode the encrypted data.
- the control circuit generates the first and second signals in response to a read command and a data read address during the data read operation, the first signal and the read command being simultaneously generated.
- the encryption processor includes a FIFO memory for sequentially outputting m-bit data in response to a first signal, and an encryption key generator for generating m-bit encrypted keys in response to a second signal and for sequentially outputting the encrypted keys in response to a third signal.
- the encryption processor also includes a logic operator for performing a logic operation on the data output from the FIFO memory with the encrypted keys output from the encryption key generator during a data write operation in order to sequentially encrypt the data to obtain m-bit encrypted data, which is sent to a memory interface.
- the logic operator also performs a logic operation on the encrypted data received from the memory interface with the encrypted keys output from the encryption key generator during a data read operation, in order to sequentially decode the encrypted data and send the decoded data to the FIFO memory.
- a control circuit generates the first signal, the second signal and the third signal in response to a write command and a write address during the data write operation, and generates the second signal and the third signal in response to a read command and a read address during the data read operation.
- the second signal is simultaneously generated with one of the write command or the read command.
- the memory chip may include a flash memory
- the memory card may include a subscriber identity module (SIM) card.
- SIM subscriber identity module
- Yet another aspect of the present invention provides a method of writing and reading data to and from a memory chip of a memory card using an encryption key for encoding and decoding data, respectively.
- the method includes simultaneously generating a data write command and a signal to generate m-bit encrypted XOR keys, and generating the encrypted XOR keys at least in response to the generated signal; sequentially performing an XOR operation on m-bit data with the encrypted XOR keys to obtain encrypted data; and storing the encrypted data in the memory chip.
- the method further includes simultaneously generating a data read command and the signal to generate the encrypted XOR keys, and generating the encrypted XOR keys at least in response to the generated signal; reading the stored encrypted data from the memory chip; sequentially performing the XOR operation on the encrypted data with the encrypted XOR keys to obtain decoded data corresponding to the data; and sending the decoded data to one of an internal device of the memory card or an external device.
- the data write command and a write address may be generated in the memory card, the data read command and the encrypted XOR keys may be generated in the memory card.
- Storing the encrypted data in the memory chip may include sending the data write command, a write address and the encrypted data to the memory card, and reading the stored encrypted data may include sending the data read command and a data read address to the memory card.
- the encrypted data may be stored in the memory chip in data units. Also, the encrypted data may be stored in a FIFO memory of the memory card.
- the method may further include receiving initialization keys, which may be stored, from a central processing unit of the memory card, and generating the encrypted XOR keys when receiving the data write command and the data read command based on the initialization keys.
- the same encrypted XOR keys may be generated in response to the same initialization keys, and the same initialization keys used for encrypting the data may be used for decoding the stored encrypted data.
- the encryption key generator may not receive the initialization keys after generating a first m-bit encrypted XOR key of the XOR keys, but may receive the other m-bit encrypted XOR keys of the encrypted XOR keys as an input to continuously generate the encrypted XOR keys.
- the encrypted XOR keys may be stored in an XOR key FIFO of the encryption key generator.
- the method of writing and reading data to and from a memory chip of a memory card may further include generating a first control signal and a second control signal in response to receiving the data write command and the write address. Performing the XOR operation may then include outputting the data from the FIFO memory in response to the first control signal, and outputting the encrypted XOR keys from the XOR key FIFO memory in response to the second control signal.
- the method may also include detecting data errors while transmitting the encrypted data to the memory chip, and calculating and storing an error correction value corresponding to the encrypted data.
- the XOR operation may be performed on second m-bit data using a second m-bit encrypted XOR key to obtain second m-bit encrypted data, while first m-bit encrypted data, encrypted using a first m-bit encrypted XOR key, is being stored in the memory chip by a memory interface.
- generating the encrypted XOR keys may further include reading the encrypted data from the memory chip in the memory interface according to the data read command and the data read address, as well as correcting data transmission errors according to the stored error correction value when transmitting the encrypted data from the memory interface.
- FIG. 1 is a block diagram of a memory card system having an encryption processor, according to an exemplary embodiment of the present invention
- FIG. 2 is a block diagram of an encryption processor, according to an exemplary embodiment of the present invention.
- FIG. 3 is a block diagram of an encryption key generator, according to an exemplary embodiment of the present invention.
- FIG. 4 is flowchart illustrating a method of writing data using an encryption processor, according to an exemplary embodiment of the present invention
- FIG. 6 is a flowchart illustrating a method of reading data using an encryption processor, according to an exemplary embodiment of the present invention.
- FIG. 7 is a timing diagram of a flash memory and operations in an encryption processor while reading data, according to an exemplary embodiment of the present invention.
- FIG. 1 is a block diagram of a memory card system, including an encryption processor, according to an exemplary embodiment of the present invention.
- the memory card system includes a memory card 10 and a host 20 .
- the memory card 10 writes data to and reads data from a flash memory 200 in response to the corresponding commands form the host 20 .
- the memory card 10 includes a control chip 100 and the flash memory 200 .
- the control chip 100 controls receiving and transmitting data between the host 20 and the flash memory 200 .
- the control chip 100 includes a host interface 110 , a buffer memory 120 , an encryption processor 130 , a flash interface 140 and a central processing unit (CPU) 150 .
- CPU central processing unit
- the host interface 110 provides an interface between the host 20 and the memory card 10 .
- the host interface 110 receives commands, addresses and control signals from the host 20 , and delivers them to the CPU 150 .
- the commands may include write, read and erase commands.
- the host interface 110 may incorporate interfaces having electrical connections in accordance with various standards or criteria, such interfaces including, for example, Personal Computer Memory Card International Association (PCMCIA), Universal Serial Bus (USB), PlayStation2 (PS2), and the like.
- PCMCIA Personal Computer Memory Card International Association
- USB Universal Serial Bus
- PS2 PlayStation2
- the buffer memory 120 stores data, which will be written to the flash memory 200 or which are read from the flash memory 200 . While writing data, the buffer memory 120 receives data to be written from the host interface 110 .
- the buffer memory 120 may be a static random access memory (SRAM), for example.
- the encryption processor 130 encrypts the data stored in the buffer memory 120 and delivers the encrypted data to the flash interface 140 in accordance with write operations.
- the encryption processor 130 also unencrypts (decodes) data read from the flash memory 200 and delivers the unencrypted data to the buffer memory 120 in accordance with read operations.
- the flash interface 140 interfaces between the control chip 100 and the flash memory 200 .
- the flash interface 140 sends the data encrypted by the encryption processor 130 to the flash memory 200 during a write operation. Additionally, the flash interface 140 sends encrypted data read from the flash memory 200 to the encryption processor 130 during a read operation.
- the control circuit 131 receives commands and addresses corresponding to data write, read and erase operations from the CPU 150 , and generates control signals DFS, EES, XFS and FIS in response.
- the control circuit 131 controls the FIFO memory 132 , the encryption key generator 133 and the error correcting circuit 135 of the encryption processor 130 , as well as the flash interface 140 , according to the control signals DFS, EES, XFS and FIS.
- the FIFO memory 132 is a storage device configured to output data in the same order the data is input (e.g., to first output the data that is first input).
- the FIFO memory 132 operates by means of a first-in-first-out list.
- the FIFO memory 132 includes multiple m byte registers (not shown). During a write operation, the FIFO memory 132 sequentially receives m byte data D 1 , D 2 , . . . from the buffer memory 120 in response to the control signal DFS from the control circuit 131 . The FIFO memory 132 then sequentially transmits the received m byte data D 1 , D 2 , . . . to the XOR operator 134 . During a read operation, the FIFO 132 sequentially receives m byte data D 1 , D 2 , . . .
- the control circuit 131 receives data write and data read commands for the flash memory 200 from the CPU 150 to generate the control signal DFS, and sends the control signal DFS to the FIFO memory 132 in response.
- the encryption key generator 133 generates x bytes of XOR keys, or predetermined m-bit XOR keys (where m is a positive integer), which may be encrypted, in response to the control signal EES. More specifically, the encryption key generator 133 receives an encryption key EK and a master XOR key MK from the CPU 150 to generate multiple encrypted XOR keys XK 1 , XK 2 , . . . . . When receiving the same encryption key EK and the same master XOR key MK from the CPU 150 , the encryption key generator 133 generates the same XOR keys XK 1 , XK 2 , . . . . The encryption key generator 133 may include registers (not shown) for storing the multiple XOR keys XK 1 , XK 2 , . . . .
- the XOR operator 134 sequentially performs an XOR operation on the data D 1 , D 2 , . . . , provided by the FIFO memory 132 , with the XOR keys XK 1 , XK 2 , . . . , generated by the encryption key generator 133 , to provide encrypted data ED 1 , ED 2 , . . . .
- the XOR operator 134 sends the XOR operation results to the flash interface 140 .
- the encrypted data ED 1 , ED 2 , . . . resulting from the XOR operation satisfy the following Equation 1, in which “U” indicates an XOR operation:
- the XOR operator 134 performs an XOR operation on the encrypted data ED 1 , ED 2 , . . . provided by flash interface 140 , with the XOR keys XK 1 , XK 2 , . . . generated by the encryption key generator 133 .
- the XOR keys XK 1 , XK 2 , . . . generated from the encryption key generator 133 are identical to the XOR keys XK 1 , XK 2 , . . . used for previously encrypting the data D 1 , D 2 , . . . .
- the CPU 150 or the initialization key generator delivers the same encryption key EK and master XOR key MK during the data write operation and the data read operation. Accordingly, the XOR operation results are the decoded data D 1 , D 2 , . . . .
- the decoded data D 1 , D 2 , . . . satisfy the following Equation 2 according to the XOR operation property.
- the error correcting circuit (ECC) 135 is connected between the flash interface 140 and the XOR operator 134 to correct transmission errors that may occur when the encrypted data ED 1 , ED 2 , . . . are transmitted.
- the error correcting circuit 135 calculates an error correcting code value of the encrypted data ED 1 , ED 2 , . . . and then stores it in the flash interface 140 .
- the error correcting circuit 135 compares the error correcting code value with data during a data read operation to correct the data transmission error.
- the error correcting circuit 135 may only detect errors when the encrypted data ED 1 , ED 2 , . . . are being transmitted. In order to correct the detected errors, the error correcting circuit 135 remembers a bit with an error in the encrypted data ED 1 , ED 2 , . . . . Then, an XOR operation is performed on the encrypted data ED 1 , ED 2 , . . . with the XOR keys XK 1 , XK 2 , . . . for decoding the read data. At this point, it may be determined that the decoded data D 1 ′, D 2 ′, . . . (corresponding tot the original data D 1 , D 2 , . .
- the encryption processor 130 simultaneously provides write and read commands and generates the XOR keys XK 1 , XK 2 , . . . while writing and reading data to and from the flash memory 200 .
- the encryption processor 130 performs an XOR operation on the data D 1 , D 2 , . . . , with the XOR keys XK 1 , XK 2 , . . . generated during a data write operation to deliver the encrypted data ED 1 , ED 2 , . . . .
- the encryption processor 130 performs an XOR operation on the encrypted data ED 1 , ED 2 , . . . with the same XOR keys XK 1 , XK 2 , . . .
- the decoded data are then sent to the buffer memory 120 . Accordingly, the time needed for encrypting the data D 1 , D 2 , . . . and/or decoding the encrypted data ED 1 , ED 2 , . . . is reduced, as compared to conventional methods.
- the memory card using a conventional encryption processor uses a buffer memory as an intermediate medium for encrypting data or decoding encrypted data.
- the encryption processor 130 of the present embodiment does not require the buffer memory for encrypting data or decoding the encrypted data. Therefore, the memory card using the encryption processor 130 of the present embodiment requires fewer tasks of the CPU 150 , as compared to conventional memory cards.
- FIG. 3 is a block diagram of the encryption key generator 133 of FIG. 2 , according to an exemplary embodiment of the present invention.
- the encryption key generator 133 includes a multiplexer 136 , an encryption engine 137 , an XOR key register 138 and an XOR key FIFO memory 139 .
- the encryption key generator 133 receives an encryption key EK and a master XOR key MK from the CPU 150 to generate multiple XOR keys XK 1 , XK 2 , . . . .
- the multiplexer 136 selects one of the master XOR key MK delivered from the CPU 150 and the generated XOR keys XK 1 , XK 2 , . . . .
- the selected key(s) is provided to the encryption engine 137 .
- the encryption engine 137 receives the encryption key EK from the CPU 150 and the key(s) delivered from the multiplexer 136 , and sequentially generates the XOR keys XK 1 , XK 2 , . . . .
- the XOR register 138 stores the XOR keys XK 1 , XK 2 , . . . , which are generated by the encryption engine 137 .
- the encryption engine 137 may use a data encryption standard (DES), for example, to generate the XOR keys XK 1 , XK 2 , . . . .
- DES data encryption standard
- the DES is an encryption tool developed by IBM, and is a public encryption system adopted by the U.S. National Bureau of Standards in 1974.
- a DES algorithm includes permutation, substitution and a modulo operation.
- the security of the public encryption system entirely depends on the keys. That is, encrypted data can not be decoded into original data without the keys, and the keys can not be determined even when the encrypted data and the original data are present.
- a one-way function i.e., a hamming function, is used in an encryption field.
- the XOR key FIFO memory 139 temporarily stores the XOR keys XK 1 , XK 2 , . . . stored in the XOR register 138 .
- the XOR key FIFO memory 139 sequentially transmits the XOR keys XK 1 , XK 2 , . . . into the XOR operator 134 in response to the control signal XFS.
- FIG. 4 is flowchart illustrating a method of writing data using the encryption processor 130 , according to an exemplary embodiment of the present invention.
- FIG. 5 is a timing diagram of the flash memory 200 and the corresponding operations in the encryption processor 130 while writing data.
- FIG. 5 indicates the operations in the encryption processor 130 in relation to exemplary signaling on known pins, such as the control pins command latch enable (CLE), address latch enable (ALE), chip enable (/CE), write enable (/WE) and read enable (/RE), as well as the data input/output pins (I/Ox).
- CLE control pins command latch enable
- ALE address latch enable
- CE chip enable
- WE write enable
- RE read enable
- I/Ox data input/output pins
- a data write command and XOR keys are generated, which may occur simultaneously.
- the CPU 150 sends the data write command and addresses to the control circuit 131 of the encryption processor 130 .
- the CPU 150 also causes the data which is to be written to the flash memory 200 to be sent from the host interface 110 to the buffer memory 120 .
- the data stored in the buffer memory 120 are then sent to the FIFO memory 132 , where it is stored, e.g., in predetermined units.
- the CPU 150 sends the keys EK and MK to the encryption key generator 133 , which are used for encrypting the data to be written in the flash memory 200 .
- the CPU 150 may store the sent keys EK and MK in a register (not shown).
- the XOR keys are generated, using the keys EK and MK, in response to a control signal EES sent from the control circuit 131 .
- the control signal EES may be generated and/or sent simultaneously with the write command.
- the XOR operator 134 receives the previously stored data D 1 , . . . , Dn from the FIFO memory 132 in response to the control signal DFS, and receives the previously stored XOR keys XK 1 , . . . , XKn from the XOR key FIFO memory 139 in response to the control signal XFS. Then, as indicated by step S 12 of FIG. 4 , the XOR operator 134 performs an XOR operation on the data D 1 , . . . , Dn with the XOR keys XK 1 , . . . , XKn in order to generate encrypted data ED 1 , . . . , EDn. In response to a control signal FIS, the encrypted data ED 1 , . . . , EDn are stored in the flash memory 200 in step S 14 .
- the encryption key generator 133 of the encryption processor 130 while storing the encrypted data ED 1 , . . . EDn in the flash memory 200 , the encryption key generator 133 of the encryption processor 130 generates XOR keys XK(n+1), . . . , XK(2n), which are stored in the XOR key FIFO memory 139 .
- the XOR operator 134 performs an XOR operation on the data D(n+1), . . . , D(2n) with the XOR keys XK(n+1), . . . , XK(2n) to generate the encrypted data ED(n+1), . . . , ED(2n).
- the encryption key generator 133 While storing the generated encrypted data ED(n+1), . . . , ED(2n) in the flash memory 200 , the encryption key generator 133 generates XOR keys XK(2n+1), . . . , XK(3n), which are stored in the XOR key FIFO memory 139 .
- the XOR operator 134 then performs an XOR operation on the data D(2n+1), . . . , D(3n) with the XOR keys XK(2n+1), . . . XK(3n) to generate encrypted data ED(2n+1), . . . ED(3n).
- successive sets XOR keys are generated while (or after) a set of data is encrypted and sent to the flash memory 200 to be stored.
- the encryption key generator 133 may generate multiple sets of XOR keys during a data write command, and then store them in the XOR key FIFO memory 139 .
- step S 12 of FIG. 4 an XOR operation is performed on the data with the XOR keys.
- the control circuit 131 generates the control signals DFS and XFS, which it respectively transmits to the FIFO memory 132 and the XOR key FIFO memory 139 of the key generator 133 .
- the FIFO memory 132 sends previously stored data to the XOR operator 134 .
- the XOR key FIFO memory 139 sends a previously stored XOR key to the XOR operator 134 .
- the XOR operator 134 performs an XOR operation on the data with the XOR key in order to generate the encrypted data.
- step S 14 the encrypted data ED 1 , ED 2 , . . . are stored in the flash memory 200 .
- the flash memory 200 of FIG. 1 is shown as being separate from the control chip 100 , but the present invention is not limited to that configuration.
- the memory card 10 may include control chip 100 and the flash memory 200 in one chip, without departing from the spirit and scope of the present invention.
- FIG. 6 is a flowchart illustrating a method of reading data using an encryption processor 130 , according to an exemplary embodiment of the present invention.
- FIG. 7 is a timing diagram of a flash memory and corresponding operations in an encryption processor 130 while reading data. Referring to FIGS. 6 and 7 , a method of reading data from the flash memory 200 is as follows.
- step S 20 the data read command and XOR keys XK 1 , XK 2 , . . . are generated, which may occur simultaneously.
- the CPU 150 sends the data read command and an address to the control circuit 131 .
- the CPU 150 sends the keys EK and MK to the encryption key generator 133 , which were used for encrypting the data. Accordingly, the keys EK and MK used for encryption are used to decode encrypted data.
- the encryption key generator 133 receives the encryption key EK, and the master XOR key MK from the CPU 150 in order to generate multiple XOR keys XK 1 , XK 2 , . . . .
- the XOR keys may be generated, using the keys EK and MK, in response to the control signal EES sent from the control circuit 131 .
- the control signal EES may be generated and/or sent simultaneously with the data read command.
- step S 22 an XOR operation is performed on the encrypted data with the predetermined XOR key for decoding.
- the control circuit 131 receives a data read command from the CPU 150 and an address in order to generate the control signals FIS and XFS.
- the flash interface 140 In response to the control signal FIS, the flash interface 140 sequentially transmits the predetermined encrypted data ED 1 , ED 2 , . . . into the XOR operator 134 , as illustrated in FIG. 7 .
- the predetermined XOR keys XK 1 , XK 2 , . . . stored in the XOR key FIFO memory 139 are sequentially transmitted into the XOR operator 134 .
- the XOR operator 134 performs an XOR operation on the encrypted data ED 1 , ED 2 , . . . with the XOR keys XK 1 , XK 2 , . . . in order to decode the encrypted data ED 1 , ED 2 , . . . to obtain decoded data D 1 , D 2 , . . . .
- the decoded data D 1 , D 2 , . . . are sent to the FIFO memory 132 .
- step S 24 of FIG. 6 the decoded data D 1 , D 2 , . . . are sent to an external device, such as the host 20 or an internal block of the control chip 100 , for example.
- the CPU 150 causes the data stored in the FIFO memory 132 in step S 22 to be sent to the buffer memory 120 .
- the data transmitted to the buffer memory 120 may pass through the CPU 150 , and are then sent to the external device.
- XOR keys are generated while writing and reading data, such that data can be encrypted or decrypted quickly, as compared to traditional methods. Furthermore, the CPU will be required to perform fewer tasks.
Abstract
An encryption processor, for storing encrypted data in a memory chip of a memory card, includes a FIFO memory for sequentially outputting m-bit data in response to a first signal, and an encryption key generator for generating m-bit encrypted keys (m being a positive integer) in response to a second signal and for sequentially outputting the keys in response to a third signal. A logic operator performs a logic operation on the data from the FIFO memory with the keys from the encryption key generator during a data write operation to sequentially encrypt the data. The logic operator performs a logic operation on the encrypted data received from a memory interface with the keys output from the encryption key generator during a data read operation in order to sequentially decode the encrypted data. The second signal is simultaneously generated with one of the write command or the read command.
Description
- This application is a continuation application of application Ser. No. 11/853,041 filed on Sep. 11, 2007, which claims priority to Korean Patent Application No. 10-2006-0087665, filed on Sep. 11, 2006, the subject matter of which is hereby incorporated by reference.
- 1. Field of the Invention
- The present invention relates to a memory card, and more particularly, to an encryption processor of a memory card and a method of writing and reading data using the encryption processor.
- 2. Description of the Related Art
- Memory cards are used in digital devices for writing and reading information. Examples of digital devices are digital cameras, personal digital assistants (PDAs), portable music players, mobile phones, personal computers, etc. A memory card typically includes two chips, such as a flash memory and a control chip. Flash memories, embedded for example in recent, conventional memory cards, have relatively high capacity storage capabilities.
- A memory card typically stores data from a digital device in the flash memory unencrypted. However, a flash memory can be dumped by monitoring a bus between the control chip and the flash memory, and the data can be easily intercepted. Accordingly, a control chip may include an encryption processor to encrypt the data to be stored in the flash memory.
- An encryption processor typically encrypts predetermined data first, and stores the encrypted data in a first-in-first-out (FIFO) memory in predetermined units. An error correcting code (ECC) value of the data stored in the FIFO memory is calculated and stored in the flash memory. Additionally, when decoding the encrypted data, a flash interface reads the encrypted data from the flash memory, and then stores the encrypted data in the FIFO memory. A central processing unit (CPU) reads the encrypted data from the FIFO memory and delivers the encrypted data to an internal memory, such as a random access memory (RAM), an electrically erasable programmable read only memory (EEPROM) or NOR flash memory. At this point, the encryption processor decodes the encrypted data stored in the internal memory, so that the desired data can be obtained. However, the encryption processor typically takes a relatively long time when encrypting or decoding the data. Also, the CPU may become overloaded.
- An aspect of the present invention provides an encryption processor of a memory card for storing encrypted data in a memory chip. The encryption processor includes a first-in, first-out (FIFO) memory for sequentially outputting m-bit data in response to a first signal, and an encryption key generator for generating m-bit encrypted keys (where m is a positive integer) in response to a second signal and for sequentially outputting the encrypted keys in response to a third signal. A logic operator performs a logic operation on the data output from the FIFO memory and the encrypted keys output from the encryption key generator during a data write operation to sequentially encrypt the data to obtain m-bit encrypted data. The encrypted data is sent to a memory interface. Also, a control circuit generates the first signal, the second signal and the third signal in response to a write command and a write address during the data write operation, the second signal and the write command being simultaneously generated.
- The encryption processor may include an error detecting circuit for detecting an error in the encrypted data while the encrypted data is being sent from the logic operator to the memory interface. The error detecting circuit may use an error correcting code (ECC). The encryption key generator may use a data encryption standard (DES). Also, the logic operator may perform an XOR operation and the encrypted keys may be m-bit encrypted XOR keys. The encryption key generator may further include a register for storing the encrypted XOR keys, and an XOR key FIFO memory for temporarily storing the encrypted XOR keys received from the register, and for sequentially outputting the encrypted XOR keys in response to the third signal.
- The encryption key generator may receive at least one initialization key in response to the second signal in order to generate the encrypted XOR keys. The encryption key generator may generate the same encrypted XOR keys when the initialization key is the same. Also, the initialization key used for encrypting the data may be used for decoding the encrypted data. The key generator may initially receive the initialization key in response to the second signal in order to generate a first m-bit encrypted XOR key, and may receive at least one of the encrypted XOR keys to generate subsequent m-bit encrypted XOR keys. The initialization keys used for encrypting the data may be stored in a memory.
- Another aspect of the present invention provides an encryption processor of a memory card for retrieving m-bit encrypted data stored in a memory chip, including an encryption key generator, a logic operator and a control circuit. The encryption key generator generates m-bit encrypted keys in response to a first signal, and sequentially outputs the encrypted keys in response to a second signal. The logic operator performs a logic operation on the encrypted data sent from a memory interface with the encrypted keys output from the encryption key generator during a data read operation to sequentially decode the encrypted data. The control circuit generates the first and second signals in response to a read command and a data read address during the data read operation, the first signal and the read command being simultaneously generated.
- Another aspect of the present invention provides an encryption processor of a memory card storing encrypted data in a memory chip. The encryption processor includes a FIFO memory for sequentially outputting m-bit data in response to a first signal, and an encryption key generator for generating m-bit encrypted keys in response to a second signal and for sequentially outputting the encrypted keys in response to a third signal. The encryption processor also includes a logic operator for performing a logic operation on the data output from the FIFO memory with the encrypted keys output from the encryption key generator during a data write operation in order to sequentially encrypt the data to obtain m-bit encrypted data, which is sent to a memory interface. The logic operator also performs a logic operation on the encrypted data received from the memory interface with the encrypted keys output from the encryption key generator during a data read operation, in order to sequentially decode the encrypted data and send the decoded data to the FIFO memory. A control circuit generates the first signal, the second signal and the third signal in response to a write command and a write address during the data write operation, and generates the second signal and the third signal in response to a read command and a read address during the data read operation. The second signal is simultaneously generated with one of the write command or the read command. The memory chip may include a flash memory, and the memory card may include a subscriber identity module (SIM) card.
- Yet another aspect of the present invention provides a method of writing and reading data to and from a memory chip of a memory card using an encryption key for encoding and decoding data, respectively. The method includes simultaneously generating a data write command and a signal to generate m-bit encrypted XOR keys, and generating the encrypted XOR keys at least in response to the generated signal; sequentially performing an XOR operation on m-bit data with the encrypted XOR keys to obtain encrypted data; and storing the encrypted data in the memory chip. The method further includes simultaneously generating a data read command and the signal to generate the encrypted XOR keys, and generating the encrypted XOR keys at least in response to the generated signal; reading the stored encrypted data from the memory chip; sequentially performing the XOR operation on the encrypted data with the encrypted XOR keys to obtain decoded data corresponding to the data; and sending the decoded data to one of an internal device of the memory card or an external device.
- The data write command and a write address may be generated in the memory card, the data read command and the encrypted XOR keys may be generated in the memory card. Storing the encrypted data in the memory chip may include sending the data write command, a write address and the encrypted data to the memory card, and reading the stored encrypted data may include sending the data read command and a data read address to the memory card. The encrypted data may be stored in the memory chip in data units. Also, the encrypted data may be stored in a FIFO memory of the memory card.
- The method may further include receiving initialization keys, which may be stored, from a central processing unit of the memory card, and generating the encrypted XOR keys when receiving the data write command and the data read command based on the initialization keys. The same encrypted XOR keys may be generated in response to the same initialization keys, and the same initialization keys used for encrypting the data may be used for decoding the stored encrypted data. The encryption key generator may not receive the initialization keys after generating a first m-bit encrypted XOR key of the XOR keys, but may receive the other m-bit encrypted XOR keys of the encrypted XOR keys as an input to continuously generate the encrypted XOR keys. The encrypted XOR keys may be stored in an XOR key FIFO of the encryption key generator.
- The method of writing and reading data to and from a memory chip of a memory card may further include generating a first control signal and a second control signal in response to receiving the data write command and the write address. Performing the XOR operation may then include outputting the data from the FIFO memory in response to the first control signal, and outputting the encrypted XOR keys from the XOR key FIFO memory in response to the second control signal. The method may also include detecting data errors while transmitting the encrypted data to the memory chip, and calculating and storing an error correction value corresponding to the encrypted data.
- The XOR operation may be performed on second m-bit data using a second m-bit encrypted XOR key to obtain second m-bit encrypted data, while first m-bit encrypted data, encrypted using a first m-bit encrypted XOR key, is being stored in the memory chip by a memory interface. Also, generating the encrypted XOR keys may further include reading the encrypted data from the memory chip in the memory interface according to the data read command and the data read address, as well as correcting data transmission errors according to the stored error correction value when transmitting the encrypted data from the memory interface.
- Reading the encrypted data from the memory chip may also include generating a third control signal in response to receiving the data read command and the data read address, such that performing the XOR operation includes outputting the encrypted data from the memory interface in response to the third control signal, and outputting the encrypted XOR key from the XOR key FIFO memory in response to the second control signal. The decoded data may be stored in the FIFO memory.
- The embodiments of the present invention will be described with reference to the attached drawings, in which:
-
FIG. 1 is a block diagram of a memory card system having an encryption processor, according to an exemplary embodiment of the present invention; -
FIG. 2 is a block diagram of an encryption processor, according to an exemplary embodiment of the present invention; -
FIG. 3 is a block diagram of an encryption key generator, according to an exemplary embodiment of the present invention; -
FIG. 4 is flowchart illustrating a method of writing data using an encryption processor, according to an exemplary embodiment of the present invention; -
FIG. 5 is a timing diagram of a flash memory and operations in an encryption processor while writing data, according to an exemplary embodiment of the present invention; -
FIG. 6 is a flowchart illustrating a method of reading data using an encryption processor, according to an exemplary embodiment of the present invention; and -
FIG. 7 is a timing diagram of a flash memory and operations in an encryption processor while reading data, according to an exemplary embodiment of the present invention. - The present invention will now be described more fully with reference to the accompanying drawings, in which exemplary embodiments of the invention are shown. The invention, however, may be embodied in various different forms, and should not be construed as being limited only to the illustrated embodiments. Rather, these embodiments are provided as examples, to convey the concept of the invention to one skilled in the art. Accordingly, known processes, elements, and techniques are not described with respect to some of the embodiments of the present invention. Throughout the drawings and written description, like reference numerals will be used to refer to like or similar elements.
-
FIG. 1 is a block diagram of a memory card system, including an encryption processor, according to an exemplary embodiment of the present invention. The memory card system includes amemory card 10 and ahost 20. - The
host 20 may be any one of various devices capable of interfacing with a memory card, such as a computer system, a PDA, a digital camera, a mobile phone, a card reader, or the like. Thememory card 10 is electrically connected to thehost 20, and may be permanent or detachable. Thememory card 10 may be any type of memory card incorporating a flash memory, for example, such as a compact flash (CF) card, a smart media (SM) card, a memory stick, a multimedia card (MMC), a secure digital (SD) card, a subscriber identity module (SIM) card, and the like. Thehost 20 provides data write, read and erase commands to thememory card 10, as well as data address and control signals in accordance with these commands. - The
memory card 10 writes data to and reads data from aflash memory 200 in response to the corresponding commands form thehost 20. Referring toFIG. 1 , thememory card 10 includes acontrol chip 100 and theflash memory 200. Thecontrol chip 100 controls receiving and transmitting data between thehost 20 and theflash memory 200. Thecontrol chip 100 includes ahost interface 110, abuffer memory 120, anencryption processor 130, aflash interface 140 and a central processing unit (CPU) 150. - The
host interface 110 provides an interface between thehost 20 and thememory card 10. Thehost interface 110 receives commands, addresses and control signals from thehost 20, and delivers them to theCPU 150. The commands may include write, read and erase commands. Thehost interface 110 may incorporate interfaces having electrical connections in accordance with various standards or criteria, such interfaces including, for example, Personal Computer Memory Card International Association (PCMCIA), Universal Serial Bus (USB), PlayStation2 (PS2), and the like. - The
buffer memory 120 stores data, which will be written to theflash memory 200 or which are read from theflash memory 200. While writing data, thebuffer memory 120 receives data to be written from thehost interface 110. Thebuffer memory 120 may be a static random access memory (SRAM), for example. - The
encryption processor 130 encrypts the data stored in thebuffer memory 120 and delivers the encrypted data to theflash interface 140 in accordance with write operations. Theencryption processor 130 also unencrypts (decodes) data read from theflash memory 200 and delivers the unencrypted data to thebuffer memory 120 in accordance with read operations. - The
flash interface 140 interfaces between thecontrol chip 100 and theflash memory 200. Theflash interface 140 sends the data encrypted by theencryption processor 130 to theflash memory 200 during a write operation. Additionally, theflash interface 140 sends encrypted data read from theflash memory 200 to theencryption processor 130 during a read operation. - The
CPU 150 is a central processing unit and controls operations of thecontrol chip 100. TheCPU 150 controls thehost interface 110, thebuffer memory 120 and theencryption processor 130 according to commands, addresses and control signals received from thehost interface 110. -
FIG. 2 is a block diagram of theencryption processor 130 according to an exemplary embodiment of the present invention. Referring toFIG. 2 , theencryption processor 130 includes acontrol circuit 131, a first-in-first-out (FIFO)memory 132, anencryption key generator 133, an exclusive OR (XOR)operator 134 and an error correcting circuit (ECC) 135. - The
control circuit 131 receives commands and addresses corresponding to data write, read and erase operations from theCPU 150, and generates control signals DFS, EES, XFS and FIS in response. Thecontrol circuit 131 controls theFIFO memory 132, theencryption key generator 133 and theerror correcting circuit 135 of theencryption processor 130, as well as theflash interface 140, according to the control signals DFS, EES, XFS and FIS. - The
FIFO memory 132 is a storage device configured to output data in the same order the data is input (e.g., to first output the data that is first input). TheFIFO memory 132 operates by means of a first-in-first-out list. - The
FIFO memory 132 includes multiple m byte registers (not shown). During a write operation, theFIFO memory 132 sequentially receives m byte data D1, D2, . . . from thebuffer memory 120 in response to the control signal DFS from thecontrol circuit 131. TheFIFO memory 132 then sequentially transmits the received m byte data D1, D2, . . . to theXOR operator 134. During a read operation, theFIFO 132 sequentially receives m byte data D1, D2, . . . from theXOR operator 134 in response to the control signal DFS from thecontrol circuit 131, and then sequentially transmits the received m byte data D1, D2, . . . to thebuffer memory 120. Thecontrol circuit 131 receives data write and data read commands for theflash memory 200 from theCPU 150 to generate the control signal DFS, and sends the control signal DFS to theFIFO memory 132 in response. - The
encryption key generator 133 generates x bytes of XOR keys, or predetermined m-bit XOR keys (where m is a positive integer), which may be encrypted, in response to the control signal EES. More specifically, theencryption key generator 133 receives an encryption key EK and a master XOR key MK from theCPU 150 to generate multiple encrypted XOR keys XK1, XK2, . . . . When receiving the same encryption key EK and the same master XOR key MK from theCPU 150, theencryption key generator 133 generates the same XOR keys XK1, XK2, . . . . Theencryption key generator 133 may include registers (not shown) for storing the multiple XOR keys XK1, XK2, . . . . - The encryption key EK and the master XOR key MK may be generated through the
CPU 150, or an additional initialization key (not shown). The encryption key EK and the master XOR key MK used for encrypting predetermined m-bit data (where m is a positive integer) are identically used for decrypting the encrypted predetermined data. In order to accomplish this, theCPU 150 or an initialization key generator (not pictured) stores the encryption key EK and the master XOR key MK delivered to theencryption key generator 133, while encrypting the data. When decoding the encrypted data, theCPU 150 or the initialization key generator delivers the stored encryption key EK and the master XOR key MK in theencryption key generator 133. In an embodiment, the initialization key generator may be incorporated into theencryption key generator 133. - During a data write operation, the
XOR operator 134 sequentially performs an XOR operation on the data D1, D2, . . . , provided by theFIFO memory 132, with the XOR keys XK1, XK2, . . . , generated by theencryption key generator 133, to provide encrypted data ED1, ED2, . . . . TheXOR operator 134 sends the XOR operation results to theflash interface 140. The encrypted data ED1, ED2, . . . resulting from the XOR operation satisfy thefollowing Equation 1, in which “U” indicates an XOR operation: -
- During a data read operation, the
XOR operator 134 performs an XOR operation on the encrypted data ED1, ED2, . . . provided byflash interface 140, with the XOR keys XK1, XK2, . . . generated by theencryption key generator 133. In the data read operation, the XOR keys XK1, XK2, . . . generated from theencryption key generator 133 are identical to the XOR keys XK1, XK2, . . . used for previously encrypting the data D1, D2, . . . . The reason is that theCPU 150 or the initialization key generator delivers the same encryption key EK and master XOR key MK during the data write operation and the data read operation. Accordingly, the XOR operation results are the decoded data D1, D2, . . . . The decoded data D1, D2, . . . satisfy the following Equation 2 according to the XOR operation property. -
- The error correcting circuit (ECC) 135 is connected between the
flash interface 140 and theXOR operator 134 to correct transmission errors that may occur when the encrypted data ED1, ED2, . . . are transmitted. Theerror correcting circuit 135 calculates an error correcting code value of the encrypted data ED1, ED2, . . . and then stores it in theflash interface 140. Theerror correcting circuit 135 compares the error correcting code value with data during a data read operation to correct the data transmission error. - However, the
error correcting circuit 135 may only detect errors when the encrypted data ED1, ED2, . . . are being transmitted. In order to correct the detected errors, theerror correcting circuit 135 remembers a bit with an error in the encrypted data ED1, ED2, . . . . Then, an XOR operation is performed on the encrypted data ED1, ED2, . . . with the XOR keys XK1, XK2, . . . for decoding the read data. At this point, it may be determined that the decoded data D1′, D2′, . . . (corresponding tot the original data D1, D2, . . . ) have errors. To correct the errors, theCPU 150 receives each bit identified as having an error from theerror correcting circuit 135, and then corrects the corresponding bit in the decoded data D1′, D2′, . . . . The corresponding bit error changes from logic 0 tologic 1 or fromlogic 1 to logic 0, according to the XOR operation property. - The
encryption processor 130 simultaneously provides write and read commands and generates the XOR keys XK1, XK2, . . . while writing and reading data to and from theflash memory 200. Theencryption processor 130 performs an XOR operation on the data D1, D2, . . . , with the XOR keys XK1, XK2, . . . generated during a data write operation to deliver the encrypted data ED1, ED2, . . . . Additionally, theencryption processor 130 performs an XOR operation on the encrypted data ED1, ED2, . . . with the same XOR keys XK1, XK2, . . . used in the data write operation to decode the encrypted data ED1, ED2, . . . during a data read operation. The decoded data are then sent to thebuffer memory 120. Accordingly, the time needed for encrypting the data D1, D2, . . . and/or decoding the encrypted data ED1, ED2, . . . is reduced, as compared to conventional methods. - The memory card using a conventional encryption processor uses a buffer memory as an intermediate medium for encrypting data or decoding encrypted data. However, the
encryption processor 130 of the present embodiment does not require the buffer memory for encrypting data or decoding the encrypted data. Therefore, the memory card using theencryption processor 130 of the present embodiment requires fewer tasks of theCPU 150, as compared to conventional memory cards. -
FIG. 3 is a block diagram of theencryption key generator 133 ofFIG. 2 , according to an exemplary embodiment of the present invention. Referring toFIG. 3 , theencryption key generator 133 includes amultiplexer 136, anencryption engine 137, an XORkey register 138 and an XORkey FIFO memory 139. - Referring to
FIG. 3 , theencryption key generator 133 receives an encryption key EK and a master XOR key MK from theCPU 150 to generate multiple XOR keys XK1, XK2, . . . . - The
multiplexer 136 selects one of the master XOR key MK delivered from theCPU 150 and the generated XOR keys XK1, XK2, . . . . The selected key(s) is provided to theencryption engine 137. Theencryption engine 137 receives the encryption key EK from theCPU 150 and the key(s) delivered from themultiplexer 136, and sequentially generates the XOR keys XK1, XK2, . . . . The XOR register 138 stores the XOR keys XK1, XK2, . . . , which are generated by theencryption engine 137. - In an embodiment, the
encryption engine 137 may use a data encryption standard (DES), for example, to generate the XOR keys XK1, XK2, . . . . The DES is an encryption tool developed by IBM, and is a public encryption system adopted by the U.S. National Bureau of Standards in 1974. A DES algorithm includes permutation, substitution and a modulo operation. The security of the public encryption system entirely depends on the keys. That is, encrypted data can not be decoded into original data without the keys, and the keys can not be determined even when the encrypted data and the original data are present. A one-way function, i.e., a hamming function, is used in an encryption field. In the one-way function, y can be easily obtained by x, but x can not be obtained by y, in y=f(x). That is, the encrypted data can be obtained from the original data by using the key, but the original data can not be obtained from the encrypted data without the key. - The XOR
key FIFO memory 139 temporarily stores the XOR keys XK1, XK2, . . . stored in theXOR register 138. The XORkey FIFO memory 139 sequentially transmits the XOR keys XK1, XK2, . . . into theXOR operator 134 in response to the control signal XFS. -
FIG. 4 is flowchart illustrating a method of writing data using theencryption processor 130, according to an exemplary embodiment of the present invention.FIG. 5 is a timing diagram of theflash memory 200 and the corresponding operations in theencryption processor 130 while writing data.FIG. 5 indicates the operations in theencryption processor 130 in relation to exemplary signaling on known pins, such as the control pins command latch enable (CLE), address latch enable (ALE), chip enable (/CE), write enable (/WE) and read enable (/RE), as well as the data input/output pins (I/Ox). Referring toFIGS. 4 and 5 , a method of writing the data to the flash memory is as follows. - In step S10, a data write command and XOR keys are generated, which may occur simultaneously. In particular, during a data write operation, the
CPU 150 sends the data write command and addresses to thecontrol circuit 131 of theencryption processor 130. TheCPU 150 also causes the data which is to be written to theflash memory 200 to be sent from thehost interface 110 to thebuffer memory 120. The data stored in thebuffer memory 120 are then sent to theFIFO memory 132, where it is stored, e.g., in predetermined units. Additionally, theCPU 150 sends the keys EK and MK to theencryption key generator 133, which are used for encrypting the data to be written in theflash memory 200. TheCPU 150 may store the sent keys EK and MK in a register (not shown). The XOR keys are generated, using the keys EK and MK, in response to a control signal EES sent from thecontrol circuit 131. The control signal EES may be generated and/or sent simultaneously with the write command. - The
encryption key generator 133 that receives the keys EK and MK from theCPU 150 generates XOR keys XK1, XK2, . . . . Referring toFIG. 5 , the XOR keys XK1, XK2, . . . are generated in each step and may be may be predetermined. Referring toFIG. 5 , theencryption key generator 133 generates XOR keys XK1, . . . , XKn before an address is sent to theflash memory 200. The generated XOR keys XK1, . . . , XKn are stored in the XORkey FIFO memory 139 of theencryption key generator 133. - At this point, the
XOR operator 134 receives the previously stored data D1, . . . , Dn from theFIFO memory 132 in response to the control signal DFS, and receives the previously stored XOR keys XK1, . . . , XKn from the XORkey FIFO memory 139 in response to the control signal XFS. Then, as indicated by step S12 ofFIG. 4 , theXOR operator 134 performs an XOR operation on the data D1, . . . , Dn with the XOR keys XK1, . . . , XKn in order to generate encrypted data ED1, . . . , EDn. In response to a control signal FIS, the encrypted data ED1, . . . , EDn are stored in theflash memory 200 in step S14. - Referring to
FIG. 5 , while storing the encrypted data ED1, . . . EDn in theflash memory 200, theencryption key generator 133 of theencryption processor 130 generates XOR keys XK(n+1), . . . , XK(2n), which are stored in the XORkey FIFO memory 139. TheXOR operator 134 performs an XOR operation on the data D(n+1), . . . , D(2n) with the XOR keys XK(n+1), . . . , XK(2n) to generate the encrypted data ED(n+1), . . . , ED(2n). - Likewise, while storing the generated encrypted data ED(n+1), . . . , ED(2n) in the
flash memory 200, theencryption key generator 133 generates XOR keys XK(2n+1), . . . , XK(3n), which are stored in the XORkey FIFO memory 139. TheXOR operator 134 then performs an XOR operation on the data D(2n+1), . . . , D(3n) with the XOR keys XK(2n+1), . . . XK(3n) to generate encrypted data ED(2n+1), . . . ED(3n). - Referring again to
FIG. 5 , successive sets XOR keys are generated while (or after) a set of data is encrypted and sent to theflash memory 200 to be stored. However, the present invention is not limited to this embodiment. Theencryption key generator 133 may generate multiple sets of XOR keys during a data write command, and then store them in the XORkey FIFO memory 139. - As stated above, in step S12 of
FIG. 4 , an XOR operation is performed on the data with the XOR keys. More particularly, thecontrol circuit 131 generates the control signals DFS and XFS, which it respectively transmits to theFIFO memory 132 and the XORkey FIFO memory 139 of thekey generator 133. In response to the control signal DFS, theFIFO memory 132 sends previously stored data to theXOR operator 134. In response to the control signal XFS, the XORkey FIFO memory 139 sends a previously stored XOR key to theXOR operator 134. TheXOR operator 134 performs an XOR operation on the data with the XOR key in order to generate the encrypted data. - In step S14, the encrypted data ED1, ED2, . . . are stored in the
flash memory 200. Theflash memory 200 ofFIG. 1 is shown as being separate from thecontrol chip 100, but the present invention is not limited to that configuration. For example, thememory card 10 may includecontrol chip 100 and theflash memory 200 in one chip, without departing from the spirit and scope of the present invention. -
FIG. 6 is a flowchart illustrating a method of reading data using anencryption processor 130, according to an exemplary embodiment of the present invention.FIG. 7 is a timing diagram of a flash memory and corresponding operations in anencryption processor 130 while reading data. Referring toFIGS. 6 and 7 , a method of reading data from theflash memory 200 is as follows. - In step S20, the data read command and XOR keys XK1, XK2, . . . are generated, which may occur simultaneously. During a data read operation, the
CPU 150 sends the data read command and an address to thecontrol circuit 131. TheCPU 150 sends the keys EK and MK to theencryption key generator 133, which were used for encrypting the data. Accordingly, the keys EK and MK used for encryption are used to decode encrypted data. Theencryption key generator 133 receives the encryption key EK, and the master XOR key MK from theCPU 150 in order to generate multiple XOR keys XK1, XK2, . . . . The XOR keys may be generated, using the keys EK and MK, in response to the control signal EES sent from thecontrol circuit 131. The control signal EES may be generated and/or sent simultaneously with the data read command. - Referring to
FIG. 7 , after inputting a data read command, there is enough time for generating the XOR keys XK1, XK2, . . . until the data are read. The generated XOR keys XK1, XK2, . . . are stored in the XORkey FIFO memory 139. - In step S22, an XOR operation is performed on the encrypted data with the predetermined XOR key for decoding. The
control circuit 131 receives a data read command from theCPU 150 and an address in order to generate the control signals FIS and XFS. In response to the control signal FIS, theflash interface 140 sequentially transmits the predetermined encrypted data ED1, ED2, . . . into theXOR operator 134, as illustrated inFIG. 7 . Further, in response to the control signal XFS, the predetermined XOR keys XK1, XK2, . . . stored in the XORkey FIFO memory 139, are sequentially transmitted into theXOR operator 134. TheXOR operator 134 performs an XOR operation on the encrypted data ED1, ED2, . . . with the XOR keys XK1, XK2, . . . in order to decode the encrypted data ED1, ED2, . . . to obtain decoded data D1, D2, . . . . The decoded data D1, D2, . . . are sent to theFIFO memory 132. - In step S24 of
FIG. 6 , the decoded data D1, D2, . . . are sent to an external device, such as thehost 20 or an internal block of thecontrol chip 100, for example. TheCPU 150 causes the data stored in theFIFO memory 132 in step S22 to be sent to thebuffer memory 120. The data transmitted to thebuffer memory 120 may pass through theCPU 150, and are then sent to the external device. - According to an encryption processor and the method for writing and reading data using the encryption processor of the present invention, XOR keys are generated while writing and reading data, such that data can be encrypted or decrypted quickly, as compared to traditional methods. Furthermore, the CPU will be required to perform fewer tasks.
- While the present invention has been described with reference to exemplary embodiments, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the present invention. Therefore, it should be understood that the above embodiments are not limiting, but illustrative.
Claims (1)
1. An encryption processor of a memory card for storing encrypted data in a memory chip, the encryption processor comprising:
a first-in, first-out (FIFO) memory for sequentially outputting m-bit data (m being a positive integer) in response to a first control signal;
an encryption key generator for generating m-bit encrypted XOR keys in response to a second control signal and for sequentially outputting the encrypted XOR keys in response to a third control signal;
a logic operator for performing an XOR operation on the data output from the FIFO memory and the encrypted XOR keys output from the encryption key generator during a data write operation to sequentially encrypt the data to obtain m-bit encrypted data, the encrypted data being sent to a memory interface; and
a control circuit for generating the first control signal, the second control signal and the third control signal in response to a write command and a write address during the data write operation, the first control signal being provided to the FIFO memory, and the second and third control signals being provided to the encryption key generator.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/236,897 US20120005488A1 (en) | 2006-09-11 | 2011-09-20 | Encryption processor of memory card and method for writing and reading data using the same |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020060087665A KR100836758B1 (en) | 2006-09-11 | 2006-09-11 | Cryto device of memory card and data writing and reading method using its |
KR2006-87665 | 2006-09-11 | ||
US11/853,041 US8054972B2 (en) | 2006-09-11 | 2007-09-11 | Encryption processor of memory card and method for writing and reading data using the same |
US13/236,897 US20120005488A1 (en) | 2006-09-11 | 2011-09-20 | Encryption processor of memory card and method for writing and reading data using the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/853,041 Continuation US8054972B2 (en) | 2006-09-11 | 2007-09-11 | Encryption processor of memory card and method for writing and reading data using the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20120005488A1 true US20120005488A1 (en) | 2012-01-05 |
Family
ID=39134666
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/853,041 Active 2030-08-09 US8054972B2 (en) | 2006-09-11 | 2007-09-11 | Encryption processor of memory card and method for writing and reading data using the same |
US13/236,897 Abandoned US20120005488A1 (en) | 2006-09-11 | 2011-09-20 | Encryption processor of memory card and method for writing and reading data using the same |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/853,041 Active 2030-08-09 US8054972B2 (en) | 2006-09-11 | 2007-09-11 | Encryption processor of memory card and method for writing and reading data using the same |
Country Status (4)
Country | Link |
---|---|
US (2) | US8054972B2 (en) |
KR (1) | KR100836758B1 (en) |
CN (1) | CN101149709B (en) |
DE (1) | DE102007044330A1 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100318728A1 (en) * | 2009-06-11 | 2010-12-16 | Samsung Electronics Co., Ltd. | Solid state drive device |
US20110170478A1 (en) * | 2010-01-13 | 2011-07-14 | Sony Corporation | Method and system for transferring data between wireless devices |
WO2016010625A1 (en) * | 2014-07-16 | 2016-01-21 | Bae Systems Information And Electronic Systems Integration, Inc. | Flash memory device for storing sensitive information and other data |
US10387662B2 (en) * | 2014-07-16 | 2019-08-20 | Jeffrey B. Canter | Flash memory device for storing sensitive information and other data |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101537018B1 (en) * | 2008-10-01 | 2015-07-17 | 삼성전자주식회사 | Secure Memory Interface, System and Smart Card Including the same |
US8291218B2 (en) * | 2008-12-02 | 2012-10-16 | International Business Machines Corporation | Creating and using secure communications channels for virtual universes |
JP5272751B2 (en) * | 2009-01-26 | 2013-08-28 | 富士通セミコンダクター株式会社 | Processor |
CN101510245B (en) * | 2009-03-06 | 2011-08-03 | 同方股份有限公司 | High speed encryption and decryption USB bridging chip and chip high speed encryption and decryption method |
US8958550B2 (en) | 2011-09-13 | 2015-02-17 | Combined Conditional Access Development & Support. LLC (CCAD) | Encryption operation with real data rounds, dummy data rounds, and delay periods |
KR101363161B1 (en) * | 2011-11-04 | 2014-02-13 | 주식회사 엘지씨엔에스 | System for managing sharing |
US9449169B2 (en) * | 2012-03-26 | 2016-09-20 | Vmware, Inc. | Block storage virtualization on commodity secure digital cards |
JP6941971B2 (en) * | 2017-05-15 | 2021-09-29 | ラピスセミコンダクタ株式会社 | Semiconductor storage device, memory controller and memory monitoring method |
FR3074936B1 (en) * | 2017-12-11 | 2020-08-14 | Stmicroelectronics (Grenoble 2) Sas | PROCESS FOR WRITING A SET OF INFORMATION, FOR EXAMPLE A PROGRAM CODE, ENCRYPTED IN AN EXTERNAL MEMORY OF AN INTEGRATED CIRCUIT AND CORRESPONDING INTEGRATED CIRCUIT |
GB201802582D0 (en) * | 2018-02-16 | 2018-04-04 | Nordic Semiconductor Asa | Protecting cryptographic key data |
KR102588600B1 (en) | 2018-11-12 | 2023-10-16 | 에스케이하이닉스 주식회사 | Data Storage Device and Operation Method Thereof, Storage System Having the Same |
KR102172267B1 (en) | 2018-12-14 | 2020-10-30 | 한국기초과학지원연구원 | Epigallocatechin gallate dimer, Preparing method thereof and Cosmetic composition using the same |
US11838402B2 (en) | 2019-03-13 | 2023-12-05 | The Research Foundation For The State University Of New York | Ultra low power core for lightweight encryption |
CN110298181A (en) * | 2019-05-14 | 2019-10-01 | 北京航空航天大学 | Data encryption storage method, data decryption method and encrypted memory chip |
CN114996725B (en) * | 2022-05-06 | 2023-07-28 | 北京中科昊芯科技有限公司 | Method for protecting development program and processor |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020044651A1 (en) * | 2000-05-16 | 2002-04-18 | Tuvell Walter E. | Method and apparatus for improving the security of cryptographic ciphers |
US6392829B1 (en) * | 1997-10-23 | 2002-05-21 | Seagate Technology Llc | Alternate randomizing for even/odd data tracks |
US20040243906A1 (en) * | 2003-06-02 | 2004-12-02 | Che-Chi Huang | Method and apparatus for parallelly processing data and error correction code in memory |
US20050108498A1 (en) * | 2003-11-18 | 2005-05-19 | Masahiro Kaminaga | Information processing unit |
US20050144472A1 (en) * | 2003-12-24 | 2005-06-30 | Power Quotient International Co., Ltd. | Low profile of security USB digital data processing device |
US20060056620A1 (en) * | 2004-09-01 | 2006-03-16 | Tonmoy Shingal | Processes, circuits, devices, and systems for encryption and decryption and other purposes, and processes of making |
US20080109502A1 (en) * | 2004-09-30 | 2008-05-08 | Benjamin Aaron Gittins | Method And Apparatus For Partitioning Of A Bitstream |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH113284A (en) | 1997-06-10 | 1999-01-06 | Mitsubishi Electric Corp | Information storage medium and its security method |
JP2002328845A (en) * | 2001-05-07 | 2002-11-15 | Fujitsu Ltd | Semiconductor integrated circuit and method for protecting security of ic card |
JP2003256282A (en) * | 2002-02-28 | 2003-09-10 | Matsushita Electric Ind Co Ltd | Memory card |
WO2005004382A1 (en) | 2003-07-08 | 2005-01-13 | Fujitsu Limited | Encryption/decryption device |
DE60321783D1 (en) * | 2003-07-24 | 2008-08-07 | Hitachi Ltd | Error correction for cryptographic keys |
DE10345385B4 (en) * | 2003-09-30 | 2005-10-06 | Infineon Technologies Ag | Decryption or encryption when writing to a memory |
EP1587037A1 (en) | 2004-03-16 | 2005-10-19 | Infineon Technologies AG | Method and system for storing and accessing data |
KR20050115151A (en) * | 2004-06-03 | 2005-12-07 | 삼성전자주식회사 | Memory card capable of storing security data and operating method of memory card |
JP2006023957A (en) | 2004-07-07 | 2006-01-26 | Sony Corp | Semiconductor integrated circuit and information processor |
US7184327B2 (en) * | 2005-04-14 | 2007-02-27 | Micron Technology, Inc. | System and method for enhanced mode register definitions |
DE102005028221B4 (en) * | 2005-06-17 | 2007-10-11 | Infineon Technologies Ag | Device and method for protecting the integrity of data |
US7437500B2 (en) * | 2005-08-05 | 2008-10-14 | Lsi Corporation | Configurable high-speed memory interface subsystem |
-
2006
- 2006-09-11 KR KR1020060087665A patent/KR100836758B1/en active IP Right Grant
-
2007
- 2007-09-06 DE DE102007044330A patent/DE102007044330A1/en active Pending
- 2007-09-11 US US11/853,041 patent/US8054972B2/en active Active
- 2007-09-11 CN CN2007101676702A patent/CN101149709B/en active Active
-
2011
- 2011-09-20 US US13/236,897 patent/US20120005488A1/en not_active Abandoned
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6392829B1 (en) * | 1997-10-23 | 2002-05-21 | Seagate Technology Llc | Alternate randomizing for even/odd data tracks |
US20020044651A1 (en) * | 2000-05-16 | 2002-04-18 | Tuvell Walter E. | Method and apparatus for improving the security of cryptographic ciphers |
US20040243906A1 (en) * | 2003-06-02 | 2004-12-02 | Che-Chi Huang | Method and apparatus for parallelly processing data and error correction code in memory |
US20050108498A1 (en) * | 2003-11-18 | 2005-05-19 | Masahiro Kaminaga | Information processing unit |
US20050144472A1 (en) * | 2003-12-24 | 2005-06-30 | Power Quotient International Co., Ltd. | Low profile of security USB digital data processing device |
US20060056620A1 (en) * | 2004-09-01 | 2006-03-16 | Tonmoy Shingal | Processes, circuits, devices, and systems for encryption and decryption and other purposes, and processes of making |
US20080109502A1 (en) * | 2004-09-30 | 2008-05-08 | Benjamin Aaron Gittins | Method And Apparatus For Partitioning Of A Bitstream |
Non-Patent Citations (1)
Title |
---|
"Data Encryption Standard", Wikipedia, pages 1-13 * |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100318728A1 (en) * | 2009-06-11 | 2010-12-16 | Samsung Electronics Co., Ltd. | Solid state drive device |
US20110170478A1 (en) * | 2010-01-13 | 2011-07-14 | Sony Corporation | Method and system for transferring data between wireless devices |
US8526363B2 (en) * | 2010-01-13 | 2013-09-03 | Sony Corporation | Method and system for transferring data between wireless devices |
WO2016010625A1 (en) * | 2014-07-16 | 2016-01-21 | Bae Systems Information And Electronic Systems Integration, Inc. | Flash memory device for storing sensitive information and other data |
JP2017521795A (en) * | 2014-07-16 | 2017-08-03 | ビーエイイー・システムズ・インフォメーション・アンド・エレクトロニック・システムズ・インテグレイション・インコーポレーテッド | A device using flash memory to store important or sensitive technical information and other data |
AU2015290223B2 (en) * | 2014-07-16 | 2018-05-10 | Bae Systems Information And Electronic Systems Integration Inc. | Flash memory device for storing sensitive information and other data |
US10025728B2 (en) | 2014-07-16 | 2018-07-17 | Bae Systems Information And Electronic Systems Integration Inc. | Flash memory device for storing sensitive information and other data |
US10387662B2 (en) * | 2014-07-16 | 2019-08-20 | Jeffrey B. Canter | Flash memory device for storing sensitive information and other data |
Also Published As
Publication number | Publication date |
---|---|
CN101149709A (en) | 2008-03-26 |
KR100836758B1 (en) | 2008-06-10 |
CN101149709B (en) | 2011-07-06 |
US8054972B2 (en) | 2011-11-08 |
KR20080023595A (en) | 2008-03-14 |
US20080075279A1 (en) | 2008-03-27 |
DE102007044330A1 (en) | 2008-04-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8054972B2 (en) | Encryption processor of memory card and method for writing and reading data using the same | |
US9489540B2 (en) | Memory controller with encryption and decryption engine | |
US9811678B2 (en) | Method and system for transferring data and instructions through a host file system | |
CN111352765B (en) | Controller and memory system | |
US8831229B2 (en) | Key transport method, memory controller and memory storage apparatus | |
US7913307B2 (en) | Semiconductor integrated circuit and information processing apparatus | |
JP2014513484A (en) | Cryptographic transport solid state disk controller | |
US20160203086A1 (en) | Data protection method, memory control circuit unit and memory storage device | |
CN107918571B (en) | Method for testing storage unit and device using same | |
CN101556560B (en) | Storage device, controller and data access method thereof | |
US11157181B2 (en) | Card activation device and methods for authenticating and activating a data storage device by using a card activation device | |
TWI761896B (en) | Memory device and method for executing secured commands | |
US11601283B2 (en) | Message authentication code (MAC) based compression and decompression | |
CN116635853A (en) | Memory system and apparatus including an instance of accessing memory and generating an access code using an authenticated stream cipher | |
CN110633225B (en) | Apparatus and method for generating entity storage comparison table | |
CN114442913A (en) | Data access method, memory controller and advanced encryption standard processing circuit | |
US20230068302A1 (en) | Memory device and method for data encryption/decryption of memory device | |
US20230035988A1 (en) | Storage device, storage system operating method, and computing system | |
US10777287B2 (en) | Memory control apparatus, information processing apparatus, and memory control method | |
TWI804439B (en) | Apparatus and method for detecting errors during data encryption | |
TWI835381B (en) | Apparatus for detecting errors during data encryption | |
JP2010039779A (en) | Reader/writer, information reading method, communication system, and communication method | |
US20130117574A1 (en) | Memory device and system with secure key memory and access logic | |
CN116627314A (en) | Semiconductor device and system and method for managing secure operation thereof | |
CN115017554A (en) | Storage device and operation method of storage device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |