US20160372196A1 - Writing method for resistive memory apparatus - Google Patents

Writing method for resistive memory apparatus Download PDF

Info

Publication number
US20160372196A1
US20160372196A1 US15/088,138 US201615088138A US2016372196A1 US 20160372196 A1 US20160372196 A1 US 20160372196A1 US 201615088138 A US201615088138 A US 201615088138A US 2016372196 A1 US2016372196 A1 US 2016372196A1
Authority
US
United States
Prior art keywords
memory cell
selection memory
current
writing method
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US15/088,138
Other versions
US9508435B1 (en
Inventor
Frederick Chen
Meng-Hung Lin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Winbond Electronics Corp
Original Assignee
Winbond Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Winbond Electronics Corp filed Critical Winbond Electronics Corp
Assigned to WINBOND ELECTRONICS CORP. reassignment WINBOND ELECTRONICS CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHEN, FREDERICK, LIN, MENG-HUNG
Application granted granted Critical
Publication of US9508435B1 publication Critical patent/US9508435B1/en
Publication of US20160372196A1 publication Critical patent/US20160372196A1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021Auxiliary circuits
    • G11C13/0097Erasing, e.g. resetting, circuits or methods
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021Auxiliary circuits
    • G11C13/004Reading or sensing circuits or methods
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021Auxiliary circuits
    • G11C13/0064Verifying circuits or methods
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021Auxiliary circuits
    • G11C13/0069Writing or programming circuits or methods
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0007Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising metal oxide memory material, e.g. perovskites
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021Auxiliary circuits
    • G11C13/0069Writing or programming circuits or methods
    • G11C2013/0073Write using bi-directional cell biasing
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021Auxiliary circuits
    • G11C13/0069Writing or programming circuits or methods
    • G11C2013/0078Write using current through the cell
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C13/00Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021Auxiliary circuits
    • G11C13/0069Writing or programming circuits or methods
    • G11C2013/0092Write characterized by the shape, e.g. form, length, amplitude of the write pulse

Definitions

  • the invention relates to a data writing method and more particularly relates to a writing method for a resistive memory apparatus.
  • a non-volatile memory can retain the data stored therein even when the power is off, and therefore has become an essential memory element for the normal operation of various electronic products.
  • Resistive random access memory RRAM is a type of the non-volatile memory that manufacturers in this field are zealous to develop, which has advantages, such as low operation voltage for writing, short writing/erasing time, long memory time, non-destructive reading, multi-state memory, simple structure, and small area, and has great potential to be applied to personal computers and electronic equipment.
  • the width of the filament path may be changed by the pulse voltage applied and the polarity.
  • the resistance value is set to a low resistance state (LRS) or a high resistance state (HRS) in a reversible and non-volatile way for respectively representing the stored data of different logic levels.
  • a RESET pulse may be applied to narrow the width of the filament path to form the high resistance state when the data logic 1 is written.
  • a SET pulse having the opposite polarity may be applied to increase the width of the filament path to form the low resistance state when the data logic 0 is written. Accordingly, during data reading, the data of logic 1 or logic 0 may be read according to the read currents with different ranges that are generated under different resistance states.
  • the filament path in the variable resistance element may be affected by the high-temperature environment and become unstable, which challenges the data retention of the variable resistance element. More specifically, the low resistance state may have an increasing resistance value due to the high-temperature environment and the high resistance state may have a decreasing resistance value due to the high-temperature environment. In such a situation, the ranges of the read currents respectively corresponding to the two resistance states may overlap each other. Consequently, during the data reading, the stored data of different logic levels may generate the same read current and cause the stored data to be read incorrectly.
  • the invention provides a writing method for a resistive memory apparatus, by which a write operation for data of different logic levels is performed using set pulses that have the same polarity and different magnitudes or different pulse widths, so as to prevent overlap of the ranges of read currents in a high-temperature environment.
  • logic data is received and a corresponding selection memory cell is selected.
  • a logic level of the logic data is determined.
  • a reset pulse is provided to the selection memory cell and then a set pulse, which is smaller than a reference write current and has a near-rectangular pulse width, is provided to the selection memory cell during a writing period.
  • the reset pulse is provided to the selection memory cell and then a set pulse, which is larger than the reference write current and has the near-rectangular pulse width, is provided to the selection memory cell during the writing period.
  • logic data is received and a corresponding selection memory cell is selected.
  • a logic level of the logic data is determined.
  • the reset pulse is provided to the selection memory cell and then a set pulse, which is larger than a reference write current and has a narrow-peak pulse width, is provided to the selection memory cell during a writing period.
  • the reset pulse is provided to the selection memory cell and then a set pulse, which is larger than the reference write current and has a near-rectangular pulse width, is provided to the selection memory cell during the writing period.
  • the data write operation is performed by using set pulses that have the same polarity and different magnitudes or different pulse widths.
  • the stored data is read correctly through setting of the specific read current range. Accordingly, in the high-temperature environment, the read current ranges respectively corresponding to the low resistance state and the high resistance state do not overlap each other and an error in determining the logic level during the data reading is prevented.
  • FIG. 1 is a diagram showing the relationship between the read currents before and after the temperature rises according to an embodiment of the invention.
  • FIG. 2 is a schematic diagram of the resistive memory apparatus according to an embodiment of the invention.
  • FIG. 3 is a flowchart showing the writing method for the resistive memory apparatus according to an embodiment of the invention.
  • FIG. 4 is a flowchart showing the writing method for the resistive memory apparatus according to an embodiment of the invention.
  • FIG. 1 is a diagram showing the relationship between read currents before and after the temperature rises according to an embodiment of the invention.
  • the horizontal axis of FIG. 1 represents a read current Ibef (in the unit of mA) generated by a resistive memory during reading of data before the temperature rises (at room temperature) and the vertical axis represents a read current Iaft (in the unit of mA) generated by the resistive memory during reading of the data after the temperature rises (e.g. up to 260 degrees Celsius).
  • Ibef in the unit of mA
  • Iaft in the unit of mA
  • the circular marking point indicates the read current when the RESET pulse is applied.
  • the triangular and square marking points respectively indicate the read currents when different SET pulses are applied.
  • the resistive memory may be applied with the RESET pulse to form a high resistance state, so as to store data of logic 1, for example.
  • the SET pulse having a polarity opposite to the RESET pulse may be applied to form a low resistance state, so as to store data of logic 0, for example.
  • the read currents that correspond to different resistance states may be used to determine the resistance state, thereby correctly reading the data of logic 1 or logic 0.
  • a filament path may be affected by the temperature in a high-temperature environment, which results in variation in the read current to be used for reading the data. As shown in FIG.
  • the marking points are not completely distributed along the dotted line L 1 which represents that the read currents Ibef and Iaft are the same between before and after the temperature rises. It is known from FIG. 1 that the same read current Iaft on the dotted line L 2 corresponds to both the read currents Ibef of the low resistance state (circular marking point) and the high resistance state (triangular marking point), which causes that the resistance state cannot be correctly determined through the read current and results in an error in reading the stored data.
  • the triangular and square marking points of different SET pulses have apparently different distribution ranges.
  • the triangular marking point representing that the read current Ibef is smaller than a reference current IREF 1 (20 uA, for example) has a distribution range from the dotted line L 1 toward the left lower side.
  • the square marking point representing that the read current Ibef is larger than a reference current IREF 2 has a distribution range from the dotted line L 1 toward the right upper side.
  • the resistive memory apparatus and the writing method thereof provided by an embodiment of the invention utilize the distribution characteristic shown in FIG. 1 (the characteristic that the read currents of the SET pulse do not overlap in the specific read current range even in the high-temperature environment) and achieve the data writing method that copes with the high-temperature environment. How to embody the writing method for the resistive memory apparatus disclosed in an embodiment of the invention is explained below.
  • FIG. 2 is a schematic diagram of the resistive memory apparatus according to an embodiment of the invention.
  • a resistive memory apparatus 200 includes a resistive memory cell array 210 , a current detection unit 220 , and a control unit 230 .
  • the resistive memory cell array 210 includes a plurality of resistive memory cells 212 .
  • the resistive memory cell array 210 is coupled to the current detection unit 220 via a plurality of bit lines BL and coupled to the control unit 230 via a plurality of source lines SL.
  • Each resistive memory cell 212 includes a switch element, such as a metal oxide semiconductor field effect transistor or a bipolar junction transistor, and a variable resistance element.
  • Each resistive memory cell 212 provides stored data of one bit.
  • the current detection unit 220 may be any type of current measuring element/circuit, such as a sense amplifier circuit.
  • the current detection unit 220 is coupled to the resistive memory cells 212 via the bit lines BL and detects currents generated by the resistive memory cells 212 .
  • the control unit 230 is a central processing unit (CPU), a microprocessor, a digital signal processor (DSP), a programmable controller, a programmable logic device (PLD), other similar devices, or a combination of the foregoing, for example.
  • the control unit 230 is coupled to the current detection unit 220 and the source lines SL of the resistive memory cell array 210 . Steps of the data writing method for the resistive memory apparatus 200 in this embodiment are described in detail below.
  • FIG. 3 is a flowchart showing the writing method for the resistive memory apparatus according to an embodiment of the invention.
  • the writing method of the logic data of this embodiment is suitable for the resistive memory apparatus 200 of FIG. 2 . Steps of the writing method of this embodiment are explained below respectively with reference to the components of the resistive memory apparatus 200 .
  • Step S 302 the control unit 230 receives logic data DATA and selects a corresponding selection memory cell 214 . Specifically, when the control unit 230 receives the logic data DATA of one bit, the control unit 230 selects one corresponding selection memory cell 214 from a plurality of resistive memory cells 212 .
  • the selection memory cell 214 includes a switch element and a variable resistance element.
  • the control unit 230 provides a selection voltage to a gate (or a base) of a transistor that serves as the switch element in the selection memory cell 214 to turn on the selection memory cell 214 , so as to perform a data write operation on the selection memory cell 214 .
  • Step S 304 the control unit 230 determines a logic level of the logic data DATA. Specifically, the control unit 230 deter mines whether the logic data DATA of one bit is logic 1 or logic 0.
  • Step S 306 the control unit 230 first provides a reset pulse PRESET to the selection memory cell 214 and then provides a set pulse PSET 1 to the selection memory cell 214 during a writing period of the data.
  • the set pulse PSET 1 has a polarity opposite to the reset pulse PRESET, and a current value of the set pulse PSET 1 is smaller than a reference write current, which is 100 uA, for example.
  • the set pulse PSET 1 has a specific near-rectangular pulse width (the near-rectangular pulse width is 100 nanoseconds, for example), such that the set pulse PSET 1 renders the selection memory cell 214 the high resistance state (HRS).
  • variable resistance element of the selection memory cell 214 is an oxide-based resistive random access memory, for example.
  • the control unit 230 first provides the reset pulse PRESET having the polarity opposite to the set pulse PSET 1 to the selection memory cell 214 via the source line SL to narrow the width of the filament path in the variable resistance element, so as to reset (raise) the resistance value of the variable resistance element. Then, the control unit 230 provides the set pulse PSET 1 , which is smaller than the reference write current and has the specific near-rectangular pulse width of about 100 nanoseconds, for example, to the variable resistance element of the selection memory cell 214 via the source line SL.
  • the width of the filament path in the variable resistance element is adjusted such that when a proper read voltage is applied to the selection memory cell 214 , a read current IR 1 smaller than the reference current IREF is generated.
  • the reference current IREF is 10-20 uA. Nevertheless, the invention is not limited thereto.
  • Step S 308 the control unit 230 applies the read voltage to the selection memory cell 214 and determines whether a generated test current is smaller than the reference current IREF. Specifically, after the control unit 230 provides the set pulse PSET 1 to the selection memory cell 214 for writing logic 1, in order to prevent an error that is generated when the filament path is not adjusted to the expected width, the control unit 230 applies the read voltage to the selection memory cell 214 for the current detection unit 220 to detect the generated test current first. The control unit 230 determines whether the test current is smaller than the reference current IREF according to the detection result of the current detection unit 220 .
  • test current is not smaller than the reference current IREF, it indicates that the width of the filament path of the variable resistance element may be overly large.
  • the procedure returns to Step S 306 , and the control unit 230 provides the reset pulse PRESET to the selection memory cell 214 and then provides the set pulse PSET 1 , which is smaller than the reference write current and has the near-rectangular pulse width, to the selection memory cell 214 again, so as to adjust the width of the filament path again. Thereafter, the procedure returns to Step S 308 to perform the test again until the test current falls in the specific read current range (smaller than the reference current IREF).
  • the current detection unit 220 accurately detects the read current IR 1 smaller than the reference current IREF. Moreover, the current detection unit 220 transmits the detection result to the control unit 230 , and the control unit 230 determines that the selection memory cell 214 is in the high resistance state according to the read current range smaller than the reference current IREF, so as to read the data of logic 1.
  • Step S 310 the control unit 230 first provides the reset pulse PRESET to the selection memory cell 214 and then provides a set pulse PSET 2 to the selection memory cell 214 during the writing period of the data.
  • the set pulse PSET 2 has the polarity opposite to the reset pulse PRESET, and the current value of the set pulse PSET 2 is larger than the reference write current, which is 100 uA, for example.
  • the set pulse PSET 2 also has the specific near-rectangular pulse width (the near-rectangular pulse width is 100 nanoseconds, for example), such that the set pulse PSET 2 renders the selection memory cell 214 to the low resistance state (LRS).
  • the control unit 230 first provides the reset pulse PRESET having the polarity opposite to the set pulse PSET 2 to the selection memory cell 214 via the source line SL to narrow the width of the filament path in the variable resistance element, so as to reset (raise) the resistance value of the variable resistance element. Then, the control unit 230 provides the set pulse PSET 2 , which is larger than the reference write current and has the near-rectangular pulse width of about 100 nanoseconds, for example, to the variable resistance element of the selection memory cell 214 via the source line SL.
  • the width of the filament path in the variable resistance element is adjusted such that when a proper read voltage (0.2V, for example) is applied to the selection memory cell 214 , a read current IR 2 larger than the reference current IREF (10-20 uA, for example) is generated.
  • a proper read voltage 0.2V, for example
  • IREF reference current
  • the set pulse PSET 2 is higher than the set pulse PSET 1 and the set pulses PSET 1 and PSET 2 have the same polarity.
  • Step S 312 the control unit 230 applies the read voltage to the selection memory cell 214 and determines whether the generated test current is larger than the reference current IREF. Specifically, after the control unit 230 provides the set pulse PSET 2 to the selection memory cell 214 for writing logic 0, in order to prevent an error that is generated when the filament path is not adjusted to the expected width, the control unit 230 applies the read voltage to the selection memory cell 214 for the current detection unit 220 to detect the generated test current first. The control unit 230 determines whether the test current is larger than the reference current IREF according to the detection result of the current detection unit 220 .
  • test current is not larger than the reference current IREF, it indicates that the width of the filament path of the variable resistance element may be overly narrow.
  • the procedure returns to Step S 310 , and the control unit 230 provides the reset pulse PRESET to the selection memory cell 214 and provides the set pulse PSET 2 , which is larger than the reference write current and has the near-rectangular pulse width, to the selection memory cell 214 again, so as to adjust the width of the filament path again. Thereafter, the procedure returns to Step S 312 to perform the test again until the test current falls in the specific read current range (larger than the reference current IREF).
  • the current detection unit 220 accurately detects the read current IR 2 larger than the reference current IREF. Moreover, the current detection unit 220 transmits the detection result to the control unit 230 , and the control unit 230 determines that the selection memory cell 214 is in the low resistance state according to the read current range larger than the reference current IREF, so as to read the data of logic 0. It should be noted that this embodiment of the invention is not intended to limit the logic data represented by different read current ranges. In an embodiment, the control unit 230 may determine that the data of logic 0 is read according to the read current range smaller than the reference current IREF and that the data of logic 1 is read according to the read current range larger than the reference current IREF.
  • the selection memory cell 214 may respectively generate the read current corresponding to logic 0 or logic 1 within read current ranges that do not overlap, so as to prevent an error in determining the logic level of the stored data.
  • control unit 230 may adjust the resistance value of the variable resistance element of the selection memory cell 214 to 0 (causing short circuit at two ends of the variable resistance element, for example) and apply the read voltage to the selection memory cell 214 to generate the reference write current corresponding to the selection memory cell 214 .
  • FIG. 4 is a flowchart showing the writing method for the resistive memory apparatus according to an embodiment of the invention.
  • the writing method of the logic data of this embodiment is suitable for the resistive memory apparatus 200 of FIG. 2 . Steps of the writing method of this embodiment are explained below respectively with reference to the components of the resistive memory apparatus 200 .
  • Step S 402 the control unit 230 receives logic data DATA and selects the corresponding selection memory cell 214 .
  • Step S 404 the control unit 230 determines the logic level of the logic data DATA. Steps S 402 and S 404 are the same as or similar to Steps 5302 and S 304 of the above embodiment. Thus, details thereof are not repeated hereinafter.
  • Step S 406 the control unit 230 first provides the reset pulse PRESET to the selection memory cell 214 and then provides a set pulse PSET 3 to the selection memory cell 214 .
  • the set pulse PSET 3 has a polarity opposite to the reset pulse PRESET, and a current value of the set pulse PSET 3 is larger than the reference write current, which is 100 uA, for example.
  • the set pulse PSET 3 has a specific narrow-peak pulse width (the narrow-peak pulse width is 10 nanoseconds, for example), such that the set pulse PSET 3 renders the selection memory cell 214 the high resistance state (HRS).
  • the control unit 230 first provides the reset pulse PRESET having the polarity opposite to the set pulse PSET 3 to the selection memory cell 214 via the source line SL to narrow the width of the filament path in the variable resistance element, so as to reset (raise) the resistance value of the variable resistance element. Then, the control unit 230 provides the set pulse PSET 3 , which is larger than the reference write current and has the narrow-peak pulse width of about 10 nanoseconds, for example, to the variable resistance element of the selection memory cell 214 via the source line SL.
  • the width of the filament path in the variable resistance element is adjusted such that when a proper read voltage (0.2V, for example) is applied to the selection memory cell 214 , a read current IR 3 smaller than the reference current IREF (10-20 uA, for example) is generated.
  • Step S 408 the control unit 230 applies the read voltage to the selection memory cell 214 and determines whether the generated test current is smaller than the reference current IREF. Specifically, after the control unit 230 provides the set pulse PSET 3 to the selection memory cell 214 for writing logic 1, in order to prevent an error that is generated when the filament path is not adjusted to the expected width, the control unit 230 applies the read voltage to the selection memory cell 214 for the current detection unit 220 to detect the generated test current first. The control unit 230 determines whether the test current is smaller than the reference current IREF according to the detection result of the current detection unit 220 .
  • test current is not smaller than the reference current IREF, it indicates that the width of the filament path of the variable resistance element may be overly large.
  • the procedure returns to Step S 406 , and the control unit 230 provides the reset pulse PRESET to the selection memory cell 214 and provides the set pulse PSET 3 , which is larger than the reference write current and has the narrow-peak pulse width, to the selection memory cell 214 again, so as to adjust the width of the filament path again. Thereafter, the procedure returns to Step S 408 to perform the test again until the test current falls in the specific read current range (smaller than the reference current IREF).
  • the current detection unit 220 accurately detects the read current IR 3 smaller than the reference current IREF. Moreover, the current detection unit 220 transmits the detection result to the control unit 230 , and the control unit 230 determines that the selection memory cell 214 is in the high resistance state according to the read current range smaller than the reference current IREF, so as to read the data of logic 1.
  • Step S 410 the control unit 230 first provides the reset pulse PRESET to the selection memory cell 214 and then provides the set pulse PSET 2 to the selection memory cell 214 during the writing period of the data.
  • the set pulse PSET 2 has the polarity opposite to the reset pulse PRESET, and the current value of the set pulse PSET 2 is larger than the reference write current, which is 100 uA, for example.
  • the set pulse PSET 2 has the specific near-rectangular pulse width (the near-rectangular pulse width is 100 nanoseconds, for example), such that the set pulse PSET 2 renders the selection memory cell 214 to the low resistance state (LRS).
  • the width of the filament path in the variable resistance element is adjusted such that when the read voltage (0.2V, for example) is applied to the selection memory cell 214 , the read current IR 2 larger than the reference current IREF (10-20 uA, for example) is generated.
  • Step S 412 the control unit 230 applies the read voltage to the selection memory cell 214 and determines whether the generated test current is larger than the reference current IREF. If the test current is not larger than the reference current IREF, it indicates that the width of the filament path of the variable resistance element may be overly narrow. Thus, the procedure returns to Step S 410 , and the control unit 230 provides the reset pulse PRESET to the selection memory cell 214 and then provides the set pulse PSET 2 , which is larger than the reference write current and has the near-rectangular pulse width, to the selection memory cell 214 again, so as to adjust the width of the filament path again. Thereafter, the procedure returns to Step S 412 to perform the test again until the test current falls in the specific read current range (larger than the reference current IREF).
  • the current detection unit 220 accurately detects the read current IR 2 larger than the reference current IREF. Then, the control unit 230 determines that the selection memory cell 214 is in the low resistance state according to the read current range larger than the reference current IREF, so as to read the data of logic 0. Even in the high-temperature environment, the selection memory cell 214 may respectively generate the read current corresponding to logic 0 or logic 1 within read current ranges that do not overlap. Thus, an error in determining the logic level of the stored data may be prevented.
  • the write operation for data of different logic levels is performed by using set pulses that have the same polarity and different magnitudes or different pulse widths.
  • the stored data is read correctly through setting of the specific read current range. Accordingly, in the high-temperature environment, the read current ranges respectively corresponding to the low resistance state and the high resistance state do not overlap each other and an error in determining the logic level during data reading is prevented.

Abstract

A writing method for a resistive memory apparatus is provided. In the method, logic data is received, and a corresponding selection memory cell is selected. A logic level of the logic data is determined. When the logic data is at a first logic level, a RESET pulse is provided to the selection memory cell and then a SET pulse smaller than a reference write current and having a near-rectangular pulse width is provided to the selection memory cell during a writing period. When the logic data is at a second logic level, the RESET pulse is provided to the selection memory cell and then a SET pulse larger than the reference write current and having the near-rectangular pulse width is provided to the selection memory cell during the writing period.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • This application claims the priority benefit of Taiwan application serial no. 104119566, filed on Jun. 17, 2015. The entirety of the above-mentioned patent application is hereby incorporated by reference herein and made a part of this specification.
  • BACKGROUND OF THE INVENTION Field of the Invention
  • The invention relates to a data writing method and more particularly relates to a writing method for a resistive memory apparatus.
  • Description of Related Art
  • A non-volatile memory can retain the data stored therein even when the power is off, and therefore has become an essential memory element for the normal operation of various electronic products. Resistive random access memory (RRAM) is a type of the non-volatile memory that manufacturers in this field are zealous to develop, which has advantages, such as low operation voltage for writing, short writing/erasing time, long memory time, non-destructive reading, multi-state memory, simple structure, and small area, and has great potential to be applied to personal computers and electronic equipment.
  • For the resistive memory, generally, the width of the filament path may be changed by the pulse voltage applied and the polarity. Thereby, the resistance value is set to a low resistance state (LRS) or a high resistance state (HRS) in a reversible and non-volatile way for respectively representing the stored data of different logic levels. For example, a RESET pulse may be applied to narrow the width of the filament path to form the high resistance state when the data logic 1 is written. In addition, a SET pulse having the opposite polarity may be applied to increase the width of the filament path to form the low resistance state when the data logic 0 is written. Accordingly, during data reading, the data of logic 1 or logic 0 may be read according to the read currents with different ranges that are generated under different resistance states.
  • However, the filament path in the variable resistance element may be affected by the high-temperature environment and become unstable, which challenges the data retention of the variable resistance element. More specifically, the low resistance state may have an increasing resistance value due to the high-temperature environment and the high resistance state may have a decreasing resistance value due to the high-temperature environment. In such a situation, the ranges of the read currents respectively corresponding to the two resistance states may overlap each other. Consequently, during the data reading, the stored data of different logic levels may generate the same read current and cause the stored data to be read incorrectly.
  • SUMMARY OF THE INVENTION
  • The invention provides a writing method for a resistive memory apparatus, by which a write operation for data of different logic levels is performed using set pulses that have the same polarity and different magnitudes or different pulse widths, so as to prevent overlap of the ranges of read currents in a high-temperature environment.
  • In the writing method of the resistive memory apparatus of the invention, logic data is received and a corresponding selection memory cell is selected. A logic level of the logic data is determined. When the logic data is at a first logic level, a reset pulse is provided to the selection memory cell and then a set pulse, which is smaller than a reference write current and has a near-rectangular pulse width, is provided to the selection memory cell during a writing period. When the logic data is at a second logic level, the reset pulse is provided to the selection memory cell and then a set pulse, which is larger than the reference write current and has the near-rectangular pulse width, is provided to the selection memory cell during the writing period.
  • In the writing method of the resistive memory apparatus of the invention, logic data is received and a corresponding selection memory cell is selected. A logic level of the logic data is determined. When the logic data is at a first logic level, the reset pulse is provided to the selection memory cell and then a set pulse, which is larger than a reference write current and has a narrow-peak pulse width, is provided to the selection memory cell during a writing period. When the logic data is at a second logic level, the reset pulse is provided to the selection memory cell and then a set pulse, which is larger than the reference write current and has a near-rectangular pulse width, is provided to the selection memory cell during the writing period.
  • Based on the above, in the writing method of the resistive memory apparatus of the invention, when data of different logic levels is received, the data write operation is performed by using set pulses that have the same polarity and different magnitudes or different pulse widths. During the data reading, the stored data is read correctly through setting of the specific read current range. Accordingly, in the high-temperature environment, the read current ranges respectively corresponding to the low resistance state and the high resistance state do not overlap each other and an error in determining the logic level during the data reading is prevented.
  • To make the aforementioned and other features and advantages of the invention more comprehensible, several embodiments accompanied with drawings are described in detail as follows.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate exemplary embodiments of the invention and, together with the description, serve to explain the principles of the invention.
  • FIG. 1 is a diagram showing the relationship between the read currents before and after the temperature rises according to an embodiment of the invention.
  • FIG. 2 is a schematic diagram of the resistive memory apparatus according to an embodiment of the invention.
  • FIG. 3 is a flowchart showing the writing method for the resistive memory apparatus according to an embodiment of the invention.
  • FIG. 4 is a flowchart showing the writing method for the resistive memory apparatus according to an embodiment of the invention.
  • DESCRIPTION OF THE EMBODIMENTS
  • FIG. 1 is a diagram showing the relationship between read currents before and after the temperature rises according to an embodiment of the invention. With reference to FIG. 1, the horizontal axis of FIG. 1 represents a read current Ibef (in the unit of mA) generated by a resistive memory during reading of data before the temperature rises (at room temperature) and the vertical axis represents a read current Iaft (in the unit of mA) generated by the resistive memory during reading of the data after the temperature rises (e.g. up to 260 degrees Celsius). The circular, triangular, and square marking points in FIG. 1 respectively indicate the relationship between the corresponding read currents Ibef and Iaft before and after the temperature rises after data is written via a RESET pulse or a SET pulse. Specifically, the circular marking point indicates the read current when the RESET pulse is applied. The triangular and square marking points respectively indicate the read currents when different SET pulses are applied.
  • With reference to FIG. 1, traditionally, the resistive memory may be applied with the RESET pulse to form a high resistance state, so as to store data of logic 1, for example. The SET pulse having a polarity opposite to the RESET pulse may be applied to form a low resistance state, so as to store data of logic 0, for example. Accordingly, when the data is read, the read currents that correspond to different resistance states may be used to determine the resistance state, thereby correctly reading the data of logic 1 or logic 0. However, a filament path may be affected by the temperature in a high-temperature environment, which results in variation in the read current to be used for reading the data. As shown in FIG. 1, the marking points are not completely distributed along the dotted line L1 which represents that the read currents Ibef and Iaft are the same between before and after the temperature rises. It is known from FIG. 1 that the same read current Iaft on the dotted line L2 corresponds to both the read currents Ibef of the low resistance state (circular marking point) and the high resistance state (triangular marking point), which causes that the resistance state cannot be correctly determined through the read current and results in an error in reading the stored data.
  • However, according to FIG. 1, it is found that the triangular and square marking points of different SET pulses have apparently different distribution ranges. The triangular marking point representing that the read current Ibef is smaller than a reference current IREF1 (20 uA, for example) has a distribution range from the dotted line L1 toward the left lower side. However, the square marking point representing that the read current Ibef is larger than a reference current IREF2 (25 uA, for example) has a distribution range from the dotted line L1 toward the right upper side. It is inferred from the above that the read currents Iaft, which correspond to the aforementioned two states indicated by the triangular and square marking points, have a significant interval D therebetween and do not overlap each other in the high-temperature environment. Accordingly, the resistive memory apparatus and the writing method thereof provided by an embodiment of the invention utilize the distribution characteristic shown in FIG. 1 (the characteristic that the read currents of the SET pulse do not overlap in the specific read current range even in the high-temperature environment) and achieve the data writing method that copes with the high-temperature environment. How to embody the writing method for the resistive memory apparatus disclosed in an embodiment of the invention is explained below.
  • FIG. 2 is a schematic diagram of the resistive memory apparatus according to an embodiment of the invention. With reference to FIG. 2, a resistive memory apparatus 200 includes a resistive memory cell array 210, a current detection unit 220, and a control unit 230. The resistive memory cell array 210 includes a plurality of resistive memory cells 212. The resistive memory cell array 210 is coupled to the current detection unit 220 via a plurality of bit lines BL and coupled to the control unit 230 via a plurality of source lines SL. Each resistive memory cell 212 includes a switch element, such as a metal oxide semiconductor field effect transistor or a bipolar junction transistor, and a variable resistance element. Each resistive memory cell 212 provides stored data of one bit.
  • The current detection unit 220 may be any type of current measuring element/circuit, such as a sense amplifier circuit. The current detection unit 220 is coupled to the resistive memory cells 212 via the bit lines BL and detects currents generated by the resistive memory cells 212.
  • The control unit 230 is a central processing unit (CPU), a microprocessor, a digital signal processor (DSP), a programmable controller, a programmable logic device (PLD), other similar devices, or a combination of the foregoing, for example. The control unit 230 is coupled to the current detection unit 220 and the source lines SL of the resistive memory cell array 210. Steps of the data writing method for the resistive memory apparatus 200 in this embodiment are described in detail below.
  • FIG. 3 is a flowchart showing the writing method for the resistive memory apparatus according to an embodiment of the invention. With reference to FIG. 2 and FIG. 3, the writing method of the logic data of this embodiment is suitable for the resistive memory apparatus 200 of FIG. 2. Steps of the writing method of this embodiment are explained below respectively with reference to the components of the resistive memory apparatus 200.
  • In Step S302, the control unit 230 receives logic data DATA and selects a corresponding selection memory cell 214. Specifically, when the control unit 230 receives the logic data DATA of one bit, the control unit 230 selects one corresponding selection memory cell 214 from a plurality of resistive memory cells 212. The selection memory cell 214 includes a switch element and a variable resistance element. For example, the control unit 230 provides a selection voltage to a gate (or a base) of a transistor that serves as the switch element in the selection memory cell 214 to turn on the selection memory cell 214, so as to perform a data write operation on the selection memory cell 214.
  • In Step S304, the control unit 230 determines a logic level of the logic data DATA. Specifically, the control unit 230 deter mines whether the logic data DATA of one bit is logic 1 or logic 0.
  • If the logic data DATA is logic 1 (first logic level), in Step S306, the control unit 230 first provides a reset pulse PRESET to the selection memory cell 214 and then provides a set pulse PSET1 to the selection memory cell 214 during a writing period of the data. The set pulse PSET1 has a polarity opposite to the reset pulse PRESET, and a current value of the set pulse PSET1 is smaller than a reference write current, which is 100 uA, for example. The set pulse PSET1 has a specific near-rectangular pulse width (the near-rectangular pulse width is 100 nanoseconds, for example), such that the set pulse PSET1 renders the selection memory cell 214 the high resistance state (HRS). Specifically, the variable resistance element of the selection memory cell 214 is an oxide-based resistive random access memory, for example. When the selection memory cell 214 reaches the high resistance state for writing the data of logic 1, the control unit 230 first provides the reset pulse PRESET having the polarity opposite to the set pulse PSET1 to the selection memory cell 214 via the source line SL to narrow the width of the filament path in the variable resistance element, so as to reset (raise) the resistance value of the variable resistance element. Then, the control unit 230 provides the set pulse PSET1, which is smaller than the reference write current and has the specific near-rectangular pulse width of about 100 nanoseconds, for example, to the variable resistance element of the selection memory cell 214 via the source line SL. Thereby, the width of the filament path in the variable resistance element is adjusted such that when a proper read voltage is applied to the selection memory cell 214, a read current IR1 smaller than the reference current IREF is generated. For example, in the case where the read voltage is 0.2V, the reference current IREF is 10-20 uA. Nevertheless, the invention is not limited thereto.
  • Next, in order to ensure that the read current falls in the specific read current range after the data is written, in Step S308, the control unit 230 applies the read voltage to the selection memory cell 214 and determines whether a generated test current is smaller than the reference current IREF. Specifically, after the control unit 230 provides the set pulse PSET1 to the selection memory cell 214 for writing logic 1, in order to prevent an error that is generated when the filament path is not adjusted to the expected width, the control unit 230 applies the read voltage to the selection memory cell 214 for the current detection unit 220 to detect the generated test current first. The control unit 230 determines whether the test current is smaller than the reference current IREF according to the detection result of the current detection unit 220.
  • If the test current is not smaller than the reference current IREF, it indicates that the width of the filament path of the variable resistance element may be overly large. Thus, the procedure returns to Step S306, and the control unit 230 provides the reset pulse PRESET to the selection memory cell 214 and then provides the set pulse PSET1, which is smaller than the reference write current and has the near-rectangular pulse width, to the selection memory cell 214 again, so as to adjust the width of the filament path again. Thereafter, the procedure returns to Step S308 to perform the test again until the test current falls in the specific read current range (smaller than the reference current IREF).
  • Thereby, during the reading, when the control unit 230 applies the read voltage to the selection memory cell 214, the current detection unit 220 accurately detects the read current IR1 smaller than the reference current IREF. Moreover, the current detection unit 220 transmits the detection result to the control unit 230, and the control unit 230 determines that the selection memory cell 214 is in the high resistance state according to the read current range smaller than the reference current IREF, so as to read the data of logic 1.
  • On the other hand, if the logic data DATA is logic 0 (second logic level), in Step S310, the control unit 230 first provides the reset pulse PRESET to the selection memory cell 214 and then provides a set pulse PSET2 to the selection memory cell 214 during the writing period of the data. The set pulse PSET2 has the polarity opposite to the reset pulse PRESET, and the current value of the set pulse PSET2 is larger than the reference write current, which is 100 uA, for example. The set pulse PSET2 also has the specific near-rectangular pulse width (the near-rectangular pulse width is 100 nanoseconds, for example), such that the set pulse PSET2 renders the selection memory cell 214 to the low resistance state (LRS). Specifically, when the selection memory cell 214 reaches the low resistance state for writing the data of logic 0, the control unit 230 first provides the reset pulse PRESET having the polarity opposite to the set pulse PSET2 to the selection memory cell 214 via the source line SL to narrow the width of the filament path in the variable resistance element, so as to reset (raise) the resistance value of the variable resistance element. Then, the control unit 230 provides the set pulse PSET2, which is larger than the reference write current and has the near-rectangular pulse width of about 100 nanoseconds, for example, to the variable resistance element of the selection memory cell 214 via the source line SL. Thereby, the width of the filament path in the variable resistance element is adjusted such that when a proper read voltage (0.2V, for example) is applied to the selection memory cell 214, a read current IR2 larger than the reference current IREF (10-20 uA, for example) is generated. Moreover, in this embodiment, because the read current range corresponding to the set pulse PSET2 is higher than the read current range corresponding to the set pulse PSET1, the set pulse PSET2 is higher than the set pulse PSET1 and the set pulses PSET1 and PSET2 have the same polarity.
  • Next, in order to ensure that the read current falls in the specific read current range after data writing, in Step S312, the control unit 230 applies the read voltage to the selection memory cell 214 and determines whether the generated test current is larger than the reference current IREF. Specifically, after the control unit 230 provides the set pulse PSET2 to the selection memory cell 214 for writing logic 0, in order to prevent an error that is generated when the filament path is not adjusted to the expected width, the control unit 230 applies the read voltage to the selection memory cell 214 for the current detection unit 220 to detect the generated test current first. The control unit 230 determines whether the test current is larger than the reference current IREF according to the detection result of the current detection unit 220.
  • If the test current is not larger than the reference current IREF, it indicates that the width of the filament path of the variable resistance element may be overly narrow. Thus, the procedure returns to Step S310, and the control unit 230 provides the reset pulse PRESET to the selection memory cell 214 and provides the set pulse PSET2, which is larger than the reference write current and has the near-rectangular pulse width, to the selection memory cell 214 again, so as to adjust the width of the filament path again. Thereafter, the procedure returns to Step S312 to perform the test again until the test current falls in the specific read current range (larger than the reference current IREF).
  • Thereby, during the reading, when the control unit 230 applies the read voltage to the selection memory cell 214, the current detection unit 220 accurately detects the read current IR2 larger than the reference current IREF. Moreover, the current detection unit 220 transmits the detection result to the control unit 230, and the control unit 230 determines that the selection memory cell 214 is in the low resistance state according to the read current range larger than the reference current IREF, so as to read the data of logic 0. It should be noted that this embodiment of the invention is not intended to limit the logic data represented by different read current ranges. In an embodiment, the control unit 230 may determine that the data of logic 0 is read according to the read current range smaller than the reference current IREF and that the data of logic 1 is read according to the read current range larger than the reference current IREF.
  • Therefore, by performing the writing method of the embodiment of the invention, when the set pulses PSET1 and PSET2 corresponding to the specific read current ranges (smaller or larger than the reference current IREF) are used to write data of different logic levels, even in the high-temperature environment, the selection memory cell 214 may respectively generate the read current corresponding to logic 0 or logic 1 within read current ranges that do not overlap, so as to prevent an error in determining the logic level of the stored data.
  • In an embodiment, the control unit 230 may adjust the resistance value of the variable resistance element of the selection memory cell 214 to 0 (causing short circuit at two ends of the variable resistance element, for example) and apply the read voltage to the selection memory cell 214 to generate the reference write current corresponding to the selection memory cell 214.
  • FIG. 4 is a flowchart showing the writing method for the resistive memory apparatus according to an embodiment of the invention. With reference to FIG. 2 and FIG. 4, the writing method of the logic data of this embodiment is suitable for the resistive memory apparatus 200 of FIG. 2. Steps of the writing method of this embodiment are explained below respectively with reference to the components of the resistive memory apparatus 200.
  • In Step S402, the control unit 230 receives logic data DATA and selects the corresponding selection memory cell 214. In Step S404, the control unit 230 determines the logic level of the logic data DATA. Steps S402 and S404 are the same as or similar to Steps 5302 and S304 of the above embodiment. Thus, details thereof are not repeated hereinafter.
  • A difference between the above embodiment and this embodiment is that, in this embodiment, when the logic data DATA is logic 1 (the first logic level), in Step S406, the control unit 230 first provides the reset pulse PRESET to the selection memory cell 214 and then provides a set pulse PSET3 to the selection memory cell 214. The set pulse PSET3 has a polarity opposite to the reset pulse PRESET, and a current value of the set pulse PSET3 is larger than the reference write current, which is 100 uA, for example. The set pulse PSET3 has a specific narrow-peak pulse width (the narrow-peak pulse width is 10 nanoseconds, for example), such that the set pulse PSET3 renders the selection memory cell 214 the high resistance state (HRS). Specifically, when the selection memory cell 214 reaches the high resistance state for writing the data of logic 1, the control unit 230 first provides the reset pulse PRESET having the polarity opposite to the set pulse PSET3 to the selection memory cell 214 via the source line SL to narrow the width of the filament path in the variable resistance element, so as to reset (raise) the resistance value of the variable resistance element. Then, the control unit 230 provides the set pulse PSET3, which is larger than the reference write current and has the narrow-peak pulse width of about 10 nanoseconds, for example, to the variable resistance element of the selection memory cell 214 via the source line SL. Thereby, the width of the filament path in the variable resistance element is adjusted such that when a proper read voltage (0.2V, for example) is applied to the selection memory cell 214, a read current IR3 smaller than the reference current IREF (10-20 uA, for example) is generated.
  • Next, in order to ensure that the read current falls in the specific read current range after the data is written, in Step S408, the control unit 230 applies the read voltage to the selection memory cell 214 and determines whether the generated test current is smaller than the reference current IREF. Specifically, after the control unit 230 provides the set pulse PSET3 to the selection memory cell 214 for writing logic 1, in order to prevent an error that is generated when the filament path is not adjusted to the expected width, the control unit 230 applies the read voltage to the selection memory cell 214 for the current detection unit 220 to detect the generated test current first. The control unit 230 determines whether the test current is smaller than the reference current IREF according to the detection result of the current detection unit 220.
  • If the test current is not smaller than the reference current IREF, it indicates that the width of the filament path of the variable resistance element may be overly large. Thus, the procedure returns to Step S406, and the control unit 230 provides the reset pulse PRESET to the selection memory cell 214 and provides the set pulse PSET3, which is larger than the reference write current and has the narrow-peak pulse width, to the selection memory cell 214 again, so as to adjust the width of the filament path again. Thereafter, the procedure returns to Step S408 to perform the test again until the test current falls in the specific read current range (smaller than the reference current IREF).
  • Thereby, during the reading, when the control unit 230 applies the read voltage to the selection memory cell 214, the current detection unit 220 accurately detects the read current IR3 smaller than the reference current IREF. Moreover, the current detection unit 220 transmits the detection result to the control unit 230, and the control unit 230 determines that the selection memory cell 214 is in the high resistance state according to the read current range smaller than the reference current IREF, so as to read the data of logic 1.
  • On the other hand, if the logic data DATA is logic 0 (second logic level), in Step S410, the control unit 230 first provides the reset pulse PRESET to the selection memory cell 214 and then provides the set pulse PSET2 to the selection memory cell 214 during the writing period of the data. The set pulse PSET2 has the polarity opposite to the reset pulse PRESET, and the current value of the set pulse PSET2 is larger than the reference write current, which is 100 uA, for example. The set pulse PSET2 has the specific near-rectangular pulse width (the near-rectangular pulse width is 100 nanoseconds, for example), such that the set pulse PSET2 renders the selection memory cell 214 to the low resistance state (LRS). Thereby, the width of the filament path in the variable resistance element is adjusted such that when the read voltage (0.2V, for example) is applied to the selection memory cell 214, the read current IR2 larger than the reference current IREF (10-20 uA, for example) is generated.
  • Next, in Step S412, the control unit 230 applies the read voltage to the selection memory cell 214 and determines whether the generated test current is larger than the reference current IREF. If the test current is not larger than the reference current IREF, it indicates that the width of the filament path of the variable resistance element may be overly narrow. Thus, the procedure returns to Step S410, and the control unit 230 provides the reset pulse PRESET to the selection memory cell 214 and then provides the set pulse PSET2, which is larger than the reference write current and has the near-rectangular pulse width, to the selection memory cell 214 again, so as to adjust the width of the filament path again. Thereafter, the procedure returns to Step S412 to perform the test again until the test current falls in the specific read current range (larger than the reference current IREF).
  • Thereby, during the reading, when the control unit 230 applies the read voltage to the selection memory cell 214, the current detection unit 220 accurately detects the read current IR2 larger than the reference current IREF. Then, the control unit 230 determines that the selection memory cell 214 is in the low resistance state according to the read current range larger than the reference current IREF, so as to read the data of logic 0. Even in the high-temperature environment, the selection memory cell 214 may respectively generate the read current corresponding to logic 0 or logic 1 within read current ranges that do not overlap. Thus, an error in determining the logic level of the stored data may be prevented.
  • To conclude the above, in the writing method of the resistive memory apparatus of the invention, the write operation for data of different logic levels is performed by using set pulses that have the same polarity and different magnitudes or different pulse widths. During data reading, the stored data is read correctly through setting of the specific read current range. Accordingly, in the high-temperature environment, the read current ranges respectively corresponding to the low resistance state and the high resistance state do not overlap each other and an error in determining the logic level during data reading is prevented.
  • It will be apparent to those skilled in the art that various modifications and variations can be made to the disclosed embodiments without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the invention covers modifications and variations of this disclosure provided that they fall within the scope of the following claims and their equivalents.

Claims (10)

What is claimed is:
1. A writing method for a resistive memory apparatus, the writing method comprising:
receiving logic data and selecting a corresponding selection memory cell;
determining a logic level of the logic data;
providing a reset pulse to the selection memory cell and then providing a set pulse that is smaller than a reference write current and has a near-rectangular pulse width to the selection memory cell during a writing period when the logic data is at a first logic level; and
providing the reset pulse to the selection memory cell and then providing a set pulse that is larger than the reference write current and has the near-rectangular pulse width to the selection memory cell during the writing period when the logic data is at a second logic level.
2. The writing method according to claim 1, wherein the selection memory cell comprises a variable resistance element, and before the step of receiving the logic data, the writing method further comprises:
adjusting a resistance value of the variable resistance element to 0 and applying a read voltage to the selection memory cell to generate the reference write current.
3. The writing method according to claim 1, wherein after the step of providing the set pulse that is smaller than the reference write current and has the near-rectangular pulse width to the selection memory cell, the writing method further comprises:
applying a read voltage to the selection memory cell and determining whether a generated test current is smaller than a reference current; and
providing the reset pulse to the selection memory cell and then providing the set pulse that is smaller than the reference write current and has the near-rectangular pulse width to the selection memory cell again when the test current is not smaller than the reference current.
4. The writing method according to claim 1, wherein after the step of providing the set pulse that is larger than the reference write current and has the near-rectangular pulse width to the selection memory cell, the writing method further comprises:
applying a read voltage to the selection memory cell and determining whether a generated test current is larger than a reference current; and
providing the reset pulse to the selection memory cell and then providing the set pulse that is larger than the reference write current and has the near-rectangular pulse width to the selection memory cell again when the test current is not larger than the reference current.
5. The writing method according to claim 1, wherein the reference write current is 100 uA and the near-rectangular pulse width is 100 nanoseconds.
6. A writing method for a resistive memory apparatus, the writing method comprising:
receiving logic data and selecting a corresponding selection memory cell;
determining a logic level of the logic data;
providing a reset pulse to the selection memory cell and then providing a set pulse that is larger than a reference write current and has a narrow-peak pulse width to the selection memory cell during a writing period when the logic data is at a first logic level; and
providing the reset pulse to the selection memory cell and then providing a set pulse that is larger than the reference write current and has a near-rectangular pulse width to the selection memory cell during the writing period when the logic data is at a second logic level.
7. The writing method according to claim 6, wherein the selection memory cell comprises a variable resistance element, and before the step of receiving the logic data, the writing method further comprises:
adjusting a resistance value of the variable resistance element to 0 and applying a read voltage to the selection memory cell to generate the reference write current.
8. The writing method according to claim 6, wherein after the step of providing the set pulse that is larger than the reference write current and has the narrow-peak pulse width to the selection memory cell, the writing method further comprises:
applying a read voltage to the selection memory cell and determining whether a generated test current is smaller than a reference current; and
providing the reset pulse to the selection memory cell and then providing the set pulse that is larger than the reference write current and has the narrow-peak pulse width to the selection memory cell again when the test current is not smaller than the reference current.
9. The writing method according to claim 6, wherein after the step of providing the set pulse that is larger than the reference write current and has the near-rectangular pulse width to the selection memory cell, the writing method further comprises:
applying a read voltage to the selection memory cell and determining whether a generated test current is larger than a reference current; and
providing the reset pulse to the selection memory cell and then providing the set pulse that is larger than the reference write current and has the near-rectangular pulse width to the selection memory cell again when the test current is not larger than the reference current.
10. The writing method according to claim 6, wherein the reference write current is 100 uA, the narrow-peak pulse width is 10 nanoseconds, and the near-rectangular pulse width is 100 nanoseconds.
US15/088,138 2015-06-17 2016-04-01 Writing method for resistive memory apparatus Active US9508435B1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
TW104119566 2015-06-17
TW104119566A 2015-06-17
TW104119566A TWI569271B (en) 2015-06-17 2015-06-17 Writing method for resistive memory apparatus

Publications (2)

Publication Number Publication Date
US9508435B1 US9508435B1 (en) 2016-11-29
US20160372196A1 true US20160372196A1 (en) 2016-12-22

Family

ID=57351988

Family Applications (1)

Application Number Title Priority Date Filing Date
US15/088,138 Active US9508435B1 (en) 2015-06-17 2016-04-01 Writing method for resistive memory apparatus

Country Status (2)

Country Link
US (1) US9508435B1 (en)
TW (1) TWI569271B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20240029796A1 (en) * 2022-07-19 2024-01-25 Micron Technology, Inc. Unipolar programming of memory cells

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109147860B (en) 2017-06-27 2020-11-17 华邦电子股份有限公司 Memory storage device and test method thereof
US10290327B2 (en) * 2017-10-13 2019-05-14 Nantero, Inc. Devices and methods for accessing resistive change elements in resistive change element arrays
CN113012739B (en) * 2019-12-20 2024-03-05 华邦电子股份有限公司 Memory device and operation method thereof
CN113628651B (en) * 2020-05-06 2023-12-08 华邦电子股份有限公司 Resistive memory storage device and operation method thereof

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100574975B1 (en) * 2004-03-05 2006-05-02 삼성전자주식회사 Set programming method of phase-change memory array and writing driver circuit
US7920408B2 (en) 2007-06-22 2011-04-05 Panasonic Corporation Resistance change nonvolatile memory device
US8183553B2 (en) * 2009-04-10 2012-05-22 Intermolecular, Inc. Resistive switching memory element including doped silicon electrode
JP4705998B2 (en) * 2009-06-08 2011-06-22 パナソニック株式会社 Resistance change nonvolatile memory element writing method and resistance change nonvolatile memory device
US8213213B2 (en) 2009-11-09 2012-07-03 National Tsing Hua University Reference current generator for resistance type memory and method thereof
KR101802448B1 (en) * 2010-10-12 2017-11-28 삼성전자주식회사 Phase change material memory device and method of performing re-write of the same
KR20120063136A (en) 2010-12-07 2012-06-15 에스케이하이닉스 주식회사 Semiconductor memory apparatus and method of driving the same
JP5306401B2 (en) 2011-03-24 2013-10-02 株式会社東芝 Resistance change memory
JP2013004143A (en) * 2011-06-16 2013-01-07 Toshiba Corp Nonvolatile semiconductor memory device
US8659931B1 (en) 2011-07-13 2014-02-25 Adesto Technologies Corporation Erase and soft program within the erase operation for a high speed resistive switching memory operation with controlled erased states
US9269425B2 (en) * 2011-12-30 2016-02-23 Sandisk 3D Llc Low forming voltage non-volatile storage device
KR101996020B1 (en) 2012-02-08 2019-07-04 삼성전자주식회사 Variable resistance memory device and write method thereof
KR101948153B1 (en) 2012-03-12 2019-02-14 삼성전자주식회사 Resistive memory device and data write method thereof
TWI484490B (en) * 2012-11-14 2015-05-11 Univ Nat Chiao Tung Resistive random access memory device and operating method thereof
US8869436B2 (en) * 2013-02-27 2014-10-28 Taiwan Semiconductor Manufacturing Company, Ltd. Resistive switching random access memory structure and method to recreate filament and recover resistance window
TWI530950B (en) * 2014-12-02 2016-04-21 華邦電子股份有限公司 Resistive memory and repairing method thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20240029796A1 (en) * 2022-07-19 2024-01-25 Micron Technology, Inc. Unipolar programming of memory cells

Also Published As

Publication number Publication date
TW201701288A (en) 2017-01-01
US9508435B1 (en) 2016-11-29
TWI569271B (en) 2017-02-01

Similar Documents

Publication Publication Date Title
US9508435B1 (en) Writing method for resistive memory apparatus
US9443587B1 (en) Resistive memory apparatus and writing method thereof
JP6240340B2 (en) Reduction of read disturb in cross-point memory
JP6190903B2 (en) WRITE AND VERIFY CIRCUIT AND ITS RESISTANCE MEMORY WRITE AND VERIFY METHOD
US9773551B2 (en) Memory programming methods and memory systems
US10515696B2 (en) Apparatuses and methods for determining stability of a memory cell
TWI609374B (en) Memory device and operation method thereof
US8194441B2 (en) Phase change memory state determination using threshold edge detection
US9715931B2 (en) Resistive memory apparatus and a writing method thereof
KR101926772B1 (en) Resistive memory apparatus and reading method thereof
JP2018195365A (en) Memory device and control method of memory device
CN109817269B (en) Test circuit block, variable resistance memory device and method of forming the same
US20180204617A1 (en) Determining first write strength
TWI574263B (en) Resistive memory apparatus and reading method thereof
CN106328196B (en) The wiring method of resistive memory device
TWI622997B (en) Memory device, system and operating method thereof
CN115691612A (en) Operation method of resistive random access memory, resistive random access memory and electronic device

Legal Events

Date Code Title Description
AS Assignment

Owner name: WINBOND ELECTRONICS CORP., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, FREDERICK;LIN, MENG-HUNG;REEL/FRAME:038238/0630

Effective date: 20160321

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4