|Publication number||US3423260 A|
|Publication date||Jan 21, 1969|
|Filing date||Mar 21, 1966|
|Priority date||Mar 21, 1966|
|Also published as||DE1615705A1|
|Publication number||US 3423260 A, US 3423260A, US-A-3423260, US3423260 A, US3423260A|
|Inventors||Herbert E Heath, Clyde W Skaggs|
|Original Assignee||Bunker Ramo|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (5), Referenced by (24), Classifications (29), Legal Events (2)|
|External Links: USPTO, USPTO Assignment, Espacenet|
Jan. 21, 1969 H. E. HEATH ET AL 3,423,260
METHOD OF MAKING A THIN FILM CIRCUIT HAVING A RESISTOR-CONDUCTOR PATTERN Filed March 21, 1966 '2 we 22 22a INVENTORS HERBER E. HEA TH CLYD W SKA 66$ BYGQ United States Patent 3,423,260 METHOD OF MAKING A THIN FILM CIRCUIT HAVING A RESISTOR-CONDUCTOR PATTERN Herbert E. Heath and Clyde W. Skaggs, Canoga Park, Califi, assignors to The Bunker-Rama Corporation, Stamford, Comm, a corporation of Delaware Filed Mar. 21, 1966, Ser. No. 535,891 US. Cl. 156-3 Int. Cl. H01b 5/14; C23f 1/02 4 Claims ABSTRACT OF THE DISCLOSURE This invention relates generally to thin film circuits and more particularly to a structural configuration and fabrication method therefor which enables the electrical characteristics of thin film components to be very accurately controlled.
The utility of thin film circuit structures has been discussed at length in the literature. Moreover, various techniques for fabricating such structures have also been discussed in great detail; e.g., (1) Photo-etching Thin-Film Circuits, by C. W. Skaggs, vol. 37, No. 18, Electronics, June 15, 1964, and (2) Thin Film Process Technology and Reliability, by J. W. Ireland and D. L. Fresh, vol. XX, October, 1964, Proceedings of the National Electronics Conference.
Generally, thin film circuits comprised or resistors, for example, are fabricated by initially placing (e.g., by vacuum deposition) a layer of resistive material on a dielectric substrate. Secondly, a layer of conductive material is deposited over the resistive material. The layers are then selectively etched to form the resistors and conductors in the desired pattern on the substrate.
As discussed in the previously cited reference (2), the conductive material usually comprises gold or some combination including gold. The resistive material usually comprises chromium or some nickel-chromium alloy such as Chromel-C or Cermet. The electrical characteristics of these resistive materials are summarized by the following table:
Material Resistance Temp. coef. Tolerance (ohms/square) (p.p.m./ 0.) (percent) Chromel-C 25-500 25+25 :l:0. 01 Chromium 25-500 -2500 10. 1 Cermet 100-10, 000 500-50 ;|;O. 25
order to avoid this, the usual prior art technique for fabricating a circuit employing gold conductive material and a nickel-chromium alloy resistance material has involved depositing each of the desired conductor patterns through a. separate mechanical mask, rather than forming the pattern by etching after deposition. Techniques requiring the use of mechanical masks are usually very much slower, more complex, and less reliable than etching techniques in which the undesired deposited material is removed after deposition.
In view of the foregoing, the present invention is di rected to improved thin film structures and a method of fabrication thereof, which enables the electrical characteristics of the thin film components to be very accurately controlled.
Briefly, the present invention is based upon the recognition that contamination and the resulting variation of the electrical characteristics of a nickel-chromium alloy resistance layer, by a conductive material such as gold deposited thereover, can be avoided by inserting an isolation layer, e.g., chromium, thercbetween.
Thus, in accordance with a preferred embodiment of the present invention, a thin film circuit is fabricated by initially covering a dielectric substrate with a layer of resistance material, such as Chromel-C. Selected portions of the Chromel-C are then removed, leaving Chromel-C defining a composite resistor-conductor pattern. Subsequently, a layer of chromium and then a layer of gold are deposited over the entire substrate surface including the resistor-conductor pattern. Then, the gold is etched away to define only the desired conductor pattern. Thereafter, the isolation layer, i.e., the chromium, is etched away to also define the desired conductor pattern.
The novel features that are considered characteristic of this invention are set forth with particularity in the appended claims. The invention itself will best be understood from the following description when read in connection with the accompanying drawings, in which:
FIGURE 1 is a plan view of a simplified thin film network;
FIG. 2 is a plan view of a photo negative of a desired conductor pattern;
FIG. 3 is a plan view of a photo negative of a desired resistor pattern;
FIG. 4 is a plan view of a photo negative of a composite resistor-conductor pattern;
FIG. 5 is a side sectional view illustrating a layer of resistive material on a substrate;
FIG. 6 is a diagrammatic illustration showing a developed photoresist pattern on the resistive material of FIG. 5;
FIG. 7 is a perspective view illustrating the layer of resistive material of FIG. 6 etched to define the composite resistor-conductor pattern;
FIG. 8 is a perspective view illustrating a subsequent step in the fabrication method showing isolation and conductive layers applied over the substrate of FIG. 7;
FIG. 9 schematically illustrates a photoresist exposed by the photo negative of the conductor pattern;
FIG. 10 is a perspective view illustrating a thin film circuit board after fabrication has been completed; and
FIG. 11 is a sectional view taken substantially along the plane 1111 of FIG. 10.
In the drawings, the thicknesses of the layers of resistive and conductive material are shown greatly exaggerated for purposes of illustration. It is understood that in actual practice the layers are exceedingly thin. Furthermore, the resistor conductor network shown in the drawings is exceedingly simple in its configuration, this being done for clarity of illustration and explanation.
In the following description, reference will be made to exposing a photoresist through a photographic negative. When the photoresist is developed, it hardens in those areas where it has been exposed to provide a positive resist image of the photographic negative. Such a photoresist, known as KTFR, is manufactured and sold by Eastman Kodak Company, Rochester, New York. However, another type of photoresist is manufactured and sold by the Shipley Company, Incorporated, Wellesley, Massachusetts. The latter type, when exposed and developed, hardens in the unexposed areas. Therefore, such a photoresist would be exposed through a photographic positive rather than through a photographic negative to provide a positive resist image of the photographic positive. The method of the invention contemplates the use of either type of photoresist. Although the use of KTFR will be assumed herein, it should be understood that, if the other type of photoresist is used, the terms photographic negative and photographic positive should be interchanged in the following description.
FIG. 1 illustrates a simple, thin film resistor-conductor network carried on an insulating substrate and comprising three conductors 12, 14, and 16 and two resistors 18 and 20. In accordance with a preferred embodiment of the invention, the thin film network of FIG. 1 can be fabricated by a photo etching process. Such a process requires that separate sharp photographic negatives of the conductor pattern and the resistor pattern, respectively, be provided. Such negatives, respectively designated 22 and 24, are illustrated in FIGS. 2 and 3. It will be noted that the negative 22 is completely opaque except for areas 22a, 22b, and 22c, which respectively correspond to the conductors 12, 14, and 16 in the desired thin film network shown in FIG. 1. Similarly, the negative 24 is completely opaque except for clear areas 24a and 2412 which respectively correspond to the resistors 18 and 20 of FIG. 1. The negatives 22 and 24 may be made by conventional photographic techniques from larger diagrams of the circuit.
The negatives 22 and 24 are utilized to form a composite photographic negative 26 shown in FIG. 4. The negative 26 is completely opaque except for the clear area 26a, which, as can be seen, is a composite of the conductor and resistor patterns respectively defined by the negatives 22 and 24. The negative 26 can, of course, be formed from the negatives 22 and 24 by conventional photographic techniques.
In accordance with a preferred method of practicing the invention, the substrate 10, which is formed of a dielectric material such as alumina or glass, is covered with a resistive material 28 which can comprise a nickel-chromium alloy, such as Chromel-C or Cermet. Where very close tolerances are desired, Chromel-C is to be preferred, as indicated by the table of characteristic set forth above.
Preferably, the resistive material 28 will be applied to the substrate 10 by vacuum deposition in the manner discussed in the aforecited references. After the resistive material 28 has been applied to the substrate, it is coated with a photoresist 30 and then exposed through the resistor-conductor composite negative 26. Consequently, an area 32 will harden and therefore be resistant to the subsequently applied etchant. More particularly, the unexposed portions of the photoresist will wash off when developed and allow the Chromel-C to be etched by applying concentrated hydrochloric acid at an elevated temperature of C. As a consequence, the unprotected resistive material will be removed to leave Chromel-C defining the composite resistor-conductor pattern, as shown in FIG. 7.
Subsequently, an isolating layer 34, such as chromium, is applied to the substrate 10 covering the remaining resistive material. After the chromium is applied, a con ductive material 36, such as gold, is applied over the chromium. The chromium and gold can be applied by vacuum deposition in a single pump-down of the vacuum equipment. FIG. 8 illustrates the chromium and gold layers deposited over the resistive material defining the composite resistor-conductor pattern.
Subsequently, a photoresist is applied over the gold and then exposed through the conductor negative 22 shown in FIG. 2. The gold conductive material is then etched using a commercial gold stripper, thereby leaving gold only in the desired conductor areas. The chromium is then etched by using concentrated hydrochloric acid at room temperature. In addition, it is of assistance to contact the edge of the substrate 10 with an aluminum member, such as a piece of wire, while the structure is in the hydrochloric acid. Characteristically, Chromel-C is not a continuous sheet and is practically insoluble in hydrochloric acid at room temperature. On the other hand, the chromium characteristically is a continuous sheet and will etch by propagation. As a consequence, the chromium is removed without damaging the electrical characteristics of the Chromel-C. As mentioned in the aforecited reference (1), since aluminum is above chromium in the electromotive series and since both aluminum and chromium are soluble in hydrochloric acid, the aluminum ions replace the chromium ions in solution, thereby stripping the chromium from the substrate in the unprotected areas.
From the foregoing, it should be appreciated that a photo etching method has been disclosed herein for fabricating a thin film circuit structure which can employ Chromel-C as the resistive material and gold as the conductive material without contaminating the Chromel-C and thus destroying the predictability of its electrical characteristics. Although it does appear that the specific materials mentioned herein are to be preferred where very high precision and a low value temperature coefficient of resistance are desired, it should 'be recognized that the teachings of the invention can be equally applicable to other materials where it is desired to prevent the conductive material from contaminating the resistive material. For example, copper can similarly be isolated from the Chromel-C in accordance with the invention. The teachings of the invention are also applicable to techniques for fabricating capacitors where it is desired to use a high activation energy material such as gold and it is necessary to isolate the gold from the dielectric material to prevent penetration of the dielectric by the gold.
The embodiments of the invention in which an exclusive property or privilege is claimed are defined as follows:
1. A method of forming a thin film circuit comprised of resistors and conductors on a dielectric substrate so as to permit selective etching techniques to be used for providing both the resistor and conductor patterns even though the resistive material is subject to being contaminated by the conductive material, said method comprising the steps of:
applying to said substrate a layer of a nickel-chromium alloy resistive material;
convering said layer of resistive material with a first photoresist;
exposing said first photoresist through an image bearing transparency optically defining a desired composite resistor-conductor pattern including resistor and conductor areas;
etching said layer of resistive material to leave portions thereof coincident with said desired composite resister-conductor pattern;
applying successive layers of isolating material of chromium and conductive material of gold over the entire substrate and covering the remaining portions of said resistive material;
covering said layer of conductive material with a second photoresist;
exposing said second photoresist through an image bearing transparency optically defining a desired conductor pattern for conductive interconnection of resistive portions in accordance with said circuit; and etching those portions of said layers of isolating and conductive material coinciding with unexposed por- 6 tions of said second photoresist to provide a desired References Cited conductor pattern in accordance with said circuit.
2. The method of claim 1 wherein said steps of applying UNITED STATES PATENTS said resistive, isolating, and conductive materials com- 1,904,241 4/1933 Kjammerel' 174 126 prises depositing such layers by vacuum deposition. 5 2,662,957 12/1953 3. The method of claim 1 wherein said step of etching 2,786,925 3/1957 Kahan 338-308 XR said layers of isolating and conductive material includes 310611911 11/1962 Bzflker 338-309 XR the steps of initially etching said conductive material and 3,284,683 11/1966 RleZh 317-258 secondly etching said isolating material- JACOB H. STEINBERG, Primary Examiner.
4. The method of claim 1 wherein said step of etching 10 said isolating material includes the steps of applying room U S, C1, X R temperature concentrated hydrochloric acid to said isolating material; and l561l; 174-68.5, 126.2; 3l7--l0l; 338l08;
contacting said substrate with an aluminum member. 29620; 9636.2
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US1904241 *||Aug 3, 1929||Apr 18, 1933||Kammerer Erwin||Compound metal stock|
|US2662957 *||Oct 23, 1950||Dec 15, 1953||Eisler Paul||Electrical resistor or semiconductor|
|US2786925 *||Dec 31, 1952||Mar 26, 1957||Sprague Electric Co||Metal film resistor|
|US3061911 *||Jan 31, 1958||Nov 6, 1962||Xerox Corp||Method of making printed circuits|
|US3284683 *||Jun 19, 1964||Nov 8, 1966||Packard Bell Electronics Corp||Electrical capacitor and methods of forming the capacitor|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US3529350 *||Dec 9, 1968||Sep 22, 1970||Gen Electric||Thin film resistor-conductor system employing beta-tungsten resistor films|
|US3530573 *||Feb 24, 1967||Sep 29, 1970||Sprague Electric Co||Machined circuit element process|
|US3574933 *||Nov 29, 1968||Apr 13, 1971||Sylvania Electric Prod||Method of making printed circuit boards with plated-through holes|
|US3601889 *||Feb 26, 1969||Aug 31, 1971||Fujitsu Ltd||Method of manufacturing thin film resistor elements|
|US3634159 *||Jun 24, 1970||Jan 11, 1972||Decca Ltd||Electrical circuits assemblies|
|US3864180 *||Jun 29, 1973||Feb 4, 1975||Litton Systems Inc||Process for forming thin-film circuit devices|
|US3925078 *||Nov 26, 1973||Dec 9, 1975||Sperry Rand Corp||High frequency diode and method of manufacture|
|US4075416 *||Jan 27, 1976||Feb 21, 1978||Robert Bosch Gmbh||Electronic thin film circuit unit and method of making the same|
|US4157284 *||Dec 27, 1977||Jun 5, 1979||Marina Bujatti||Process to obtain conductive and resistive elements in microwave microcircuits|
|US4161431 *||Dec 14, 1977||Jul 17, 1979||Hitachi, Ltd.||Process for producing thin film resistor|
|US4344817 *||Sep 15, 1980||Aug 17, 1982||Photon Power, Inc.||Process for forming tin oxide conductive pattern|
|US4368252 *||Nov 25, 1981||Jan 11, 1983||Nitto Electric Industrial Co., Ltd.||Printed circuit substrate with resistance elements|
|US4396900 *||Mar 8, 1982||Aug 2, 1983||The United States Of America As Represented By The Secretary Of The Navy||Thin film microstrip circuits|
|US4502917 *||Mar 29, 1982||Mar 5, 1985||Cherry Electrical Products Corporation||Process for forming patterned films|
|US4704188 *||Dec 23, 1983||Nov 3, 1987||Honeywell Inc.||Wet chemical etching of crxsiynz|
|US4777718 *||Jun 30, 1986||Oct 18, 1988||Motorola, Inc.||Method of forming and connecting a resistive layer on a pc board|
|US5243320 *||Aug 26, 1991||Sep 7, 1993||Gould Inc.||Resistive metal layers and method for making same|
|US5343616 *||Feb 14, 1992||Sep 6, 1994||Rock Ltd.||Method of making high density self-aligning conductive networks and contact clusters|
|US5477612 *||Feb 10, 1993||Dec 26, 1995||Rock Ltd. Partnership||Method of making high density conductive networks|
|US5526565 *||May 18, 1994||Jun 18, 1996||Research Organization For Circuit Knowledge Limited Partnership||High density self-aligning conductive networks and contact clusters and method and apparatus for making same|
|US5528001 *||Dec 19, 1994||Jun 18, 1996||Research Organization For Circuit Knowledge||Circuit of electrically conductive paths on a dielectric with a grid of isolated conductive features that are electrically insulated from the paths|
|US5584120 *||Dec 19, 1994||Dec 17, 1996||Research Organization For Circuit Knowledge||Method of manufacturing printed circuits|
|US5819579 *||Mar 25, 1996||Oct 13, 1998||Research Organization For Circuit Knowledge||Forming die for manufacturing printed circuits|
|US5950305 *||Dec 2, 1997||Sep 14, 1999||Research Organization For Circuit Knowledge||Environmentally desirable method of manufacturing printed circuits|
|U.S. Classification||216/16, 430/312, 361/765, 174/257, 257/E21.535, 338/108, 216/48, 29/620, 216/40, 174/126.1|
|International Classification||H01L49/02, H01L21/70, H05K3/06, H01C17/00, H05K1/16|
|Cooperative Classification||H05K2203/1461, H01C17/003, H05K2201/0317, H05K2203/0361, H05K3/064, H01L49/02, H01L21/707, H05K1/16, H05K1/167|
|European Classification||H05K1/16, H01L49/02, H01C17/00B, H01L21/70B3, H05K1/16R|
|May 9, 1984||AS||Assignment|
Owner name: EATON CORPORATION AN OH CORP
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:ALLIED CORPORATION A NY CORP;REEL/FRAME:004261/0983
Effective date: 19840426
|Jun 15, 1983||AS||Assignment|
Owner name: ALLIED CORPORATION COLUMBIA ROAD AND PARK AVENUE,
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:BUNKER RAMO CORPORATION A CORP. OF DE;REEL/FRAME:004149/0365
Effective date: 19820922