Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS3449723 A
Publication typeGrant
Publication dateJun 10, 1969
Filing dateSep 12, 1966
Priority dateSep 12, 1966
Also published asDE1549479B1, US3449724
Publication numberUS 3449723 A, US 3449723A, US-A-3449723, US3449723 A, US3449723A
InventorsAnderson David W, Mizzi John V, Sparacio Francis J
Original AssigneeIbm
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Control system for interleave memory
US 3449723 A
Abstract  available in
Images(71)
Previous page
Next page
Claims  available in
Description  (OCR text may contain errors)

June 10, 1969 p, w. ANDERSON ETAL 3,449,723

CONTROL SYSTEM FOR INTERLEAVE MEMORY Filed Sept. 12. 1966 Sheet I of 71 FIG. 1 FEXTENDED 111111 STORAGE L cm 1 1os 510111195 11m SELECTOR SELECTOR SELECTOR 551501011 WNW 011111 SEL'R SELR CHANNEL CHANNEL 0111mm CHANNEL OPERATORS sun sue CONSOLE 011111 011111 1 l 122 122 129 TAPE TAPE onuu 0111111 '09 VPRINTER cu cu cu cu cu J 128 F on PRINTER SWITCH nnuu mwu 0m 08 111111 STORE STORE CELL ago/P1111011 121 1 /1s5 51111150 FILE D151; DOUBLE CONNECTION m L 109 TAPE To OTHER ADAPTER 1 1111115 5151511 126 PRINTER M4 v 1o9 0011115011011 g PRINTER x325" Q c1110 mus msmv msmv ago/P1111011 cu cu urms 110 11s 5 11111111111 DISPLAY PRmTER 1/0 UNITS 109 011 1 111111511 MANUAL 1/0 108 INVENTORS c1110 11111111 w. ANDERSON READ/PUNCH 101111 1 111221 FRANCIS .1 SPARACIO ATTORNEY June 1969 D. w. ANDERSON ETAL 3, 4 ,7

CQNTROL SYSTEM FOR INTERLEAVE MEMORY Filed Sept. 12, 1966 Sheet 2 of 71 MAIN E sroms g m 434 I E PSCE 1 mm n cE SPF l km STORAGE mum 439 cousou OPERATORS CONSOLE June 1969 o. w. ANDERSON ETAL 3,449,723

CONTROL SYSTEM FOR INTERLEAVE MEMORY Filed Sept. 12, 1966 Sheet 3 of '21 FIG. 3

104 105 l "Am /3 EXTENDED 138 STORAGE SPF aroma 061 A81 081 AB! 1%}, CLZB cm w ma cus TOI/O P565 umrs 1s: 1 E BOX I l l 143 I new I I cm men I BOX DB I CW (FXPU) 'c s i I 134/ 1024 1 031 I ms BITS I cuss I 191 I I I mums POINT ans T (mu) I CONSOLE M6 BIS L I 081 CL28 }ro SELECTUR H u 1 cm 0 A NEL 22 June 10, 1969 o. w. ANDERSON ETAL 3,449,723

CONTROL SYSTEM FOR INTERLEAVE MEMORY Filed Sept. 12, 1966 Sheet 4 of 71 I BOX I R TEMP 44- 4 x 45 TEMP 447 4 I48 4 450 4 4 .4 HII 44451 BUF ER 4+0 I BB LI REG LB I I 454 452 45:4 44451 BUFFER 44-4 4 4 4 IBBRFRFBT] IIUURFREUI IUIURFREBI INST BUFFEII 4+4 44m BUFFER 445 i i i i i i 45B IP-I 444s1 BUFFER 444 4 I I I I 4444 I OPERATING 44cc L T T T T 464 MIR-IR L 4 4 4 I M I T I I 4 1 SELECT T T 7g? T 1 I GPR 460/ l 1 AI F 466 UP D 467 DECODE 424 444454 T I 22 40 FXOS CONTROLS T I 483 TOFXOS I I I I I I I I I I I I 44451 BUFFER 4+6 BLCTR Us I I I I I I I I I I I I June 10, 1969 D. w. ANDERSON ETAL CONTROL SYSTEM FOR INTERLEAVE MEMORY Filed Sept. 12, 1966 Sheet an is: 2 \lUiT 2;; 2: [L2 EE x B T 5:133

in? @U QQFA| 1H? N lHT rAl II E 222% xom H :2: m: 3585 2 4 :2: P3. 2. 5:: Q mi 2 June 10, 1969 w. ANDERSON ETAL 3,449,723

CONTROL SYSTEM FOR INTERLEAVE MEMORY Sheet Filed Sept. 12, 1966 FIG. 6A

199 FROM mu 142{ 550 I111 1111 [III I BOX S 123 5 0 W W m II a M R FROM I Box DIRECI REG T0 PSCE 157 DIRECT IN BUS DATA REG T0 PSCE 137 DECREIENT 1 TO I BOX 512 BITS cva DECODE 412 2s4 June 10, 1969 w. ANDERSON ETAL 3,449,723

CONTROL SYSTEM FOR INTERLEAVE MEMORY Filed Sept. 12. 1966 Sheet of 21 FIG. 6B

11 BUS// 412 25s 10111250540111 115001111; IRER l 1 511111105 DECODE r 020005 1STORE Bus .150 05 050002 1 1 I F101 221 K 311 CODE FROM 0 100x134 To STORE 22 511121211 DATA BUFFERS 244 $2111 32 FORCE 0515mm" LEFT 0R RIGHT DECIML SIG" June 10, 1969 w. ANDERSON ETAL 3,449,723

CONTROL SYSTEM FOR INTERLEAVE MEMORY Filed Sept. 12, 1966 Sheet m of '21 FIG. 8 MPXR CHNL 131-\ 10s 122 I Psc 260 I l s EL n O I soc I CHM I MSCE M s I 104 I l J I I I 261 262 BC I CPU SELR Ii CHNI. I Sc I 122 EMS \105 FIG. 9 26th I x 266 I CCCINIFCE I BUS CONTROL I use I I- .I CPU I 268 269 215 15 I F" CPU I I I I 550 I EMS INI 264\ I 240 3A3 I 240 HOUSE- IIUEUE 5A8 I KEEPING PRIORITY 272 550 I 1s5 OUEUE I m I cm cm EMS m I 265 (MARK) EMS REG BUS I I 210 I IA BUS I I I MSCE I RU IcccmrFcE :2 A l H E; 1 5% 22 22 Sheet 2 D. W. ANDERSON ETAL CONTROL SYSTEM FOR INTERLEAVE MEMORY M a: o 358 o E w 358 E 1 x; H Q? w an s: v 1" M J .I|\( J a a Q 0 2 O m E 3+ 556%. wzimoz, 556mm 953 Ema: V

l 1 IL r W June 10, 1969 Filed Sept. 12, 1966 D.W.ANDERSON ETAL 3,449,723

CONTROL SYSTEM FOR INTERLEAVE MEMORY Sheet /3 of 71 V T W 1 q 3 102559 v.5: 1 2 k z .w hww Q; o w 5 JITILE W 2:30: :2. o SE28 X: H E w E E HMNZ L m $231 FEZB wmnaP x25 0 i; 1 5 E C s V l H I. I 5 Q3 2 a? a Q: am H \22 June 10, 1969 Filed Sept. 12. 1966 mm: 6E 52 June 10, 1969 o. w. ANDERSON ETAL 3,449,733

CONTRQL SYSTEM FOR INTERLEAVE MEMQRY Sheet 4 of 71 Filed Sept. 12, 1966 E: 213 m $2. a: 22% A 1 o M $3 mo Mani mo E s: Q E it an I J J 7 22 4 M L w mo 3: M 1183; as 7 M mm: 23 \EQ M .T. a: 25; 22 E. M J M as 5 M E\ mm? g2; mm o aw m x r mo: e: as: w 22 i a: (I EE 05 2e 22 ts 1 E W wurs q w M DE 5 22K 151 n 2: U 2 1 W NW3 WW mo m5 8% o a: M 25%; 2: E5 k mo 5: a: W 02 E 2o: 5:: E N 2: I. N 65 E H 2: 1 $55; a2 a2 a: :01: H H mo :5 2 OSJ *J E 81 ff] E2 1 %5 :21 iii? w a: z E -27 5: $2 $3 'L W 1 0% 0O 07* as June 10, 1969 n. w. ANDERSON ETAL 3,449,723

CONTROL SYSTEM FOR INTERLEAVE MEMORY Sheet of 71 Filed Sept. 12. 1966 June 10, 1969 o. w. ANDERSON ETAL 3,449,723

CONTROL SYSTEM FOR INTERLEAVE MEMORY Filed Sept. 12, 1966 Sheet June 10, 1969 o, w. ANDERSON ETAL 3,449,723

CONTRQL SYSTEM FOR INTERLEAVE MEMORY Sheet Filed Sept. 12. 1966 @2 v E 02;: E E 5 ME an a; 2 2m 2 2w 2 2w 2 \2; Mia 31 :3 :2: 8m :5 :2: N2 :3 =2: 2 E0 12: a: $7 $2? ET A J E -v Z x: Z 5; N; E 5 m: a: $3 2 225 2. 2 is; E 2 225 m: 2 z: 28 me 25 20% Q; 32 0; :3: L $32: wt V fi KO GO gm? GO m 32A- E0 How 01 wmqw Z 5: \5: is: QE E 11 :2 L o E E mo /1 m0 /1 m0 mo 33/ wwc 2w .11 h I. a: 2mm 3: 5mm 51 t 2Z2 \33 \m 3: $2 1& n 2 5 :3 EW 2:3 :2 was "r02 0: I 2 F L mo RN 5; a /1 0 /1 IO IO E0 $2 $2 $2 w 41 i H z: 0: :2 $2 ma: 2: Q N 2m 52 22 m 3 is =8 30;: 1 2m 2 mo I. M 5w 5 L L .51 Q mo mo mo W1 mo :2 T1 M L 2. ME 32 2: m2: 8: as 21 E n ma June 10, 1969 w. ANDERSON ETAL 3,449,723

CQNTROL SYSTEM FOR INTERLEAVE MEMORY Sheet of 71 Filed Sept. 12, 1966 w fi fl f 1 1% i113? :2 N 0 2 z 3 3: A m m T J5 mo 1.8m A M i M H; $8 N j 32 2f .5 :25! ET K22 M Q28 2: 58 53 h E0 QM-022d Y(EON a i q a A M F Th 22 as m M mo W U W a v M u E. \i as W a M a: wlrlifiillii r 5 2 u 5? w E If M A 2:22: S Effi r M 35 $592 V W W H M9205 w E 1 mm i 3025mm: 5 M 5 ii W a w :2 n 1 1 f mow q 2? W T: p i t E T I l A "Fl 1n x I 1 yf\l\ x {I H m is E E l3 an. ({llllhlkll\ J2 ma 5! 022

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US3029414 *Aug 11, 1958Apr 10, 1962Honeywell Regulator CoInformation handling apparatus
US3061192 *Aug 18, 1958Oct 30, 1962Sylvania Electric ProdData processing system
US3200380 *Feb 16, 1961Aug 10, 1965Burroughs CorpData processing system
US3242467 *Jun 7, 1960Mar 22, 1966IbmTemporary storage register
US3312943 *Feb 28, 1963Apr 4, 1967Westinghouse Electric CorpComputer organization
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US3699530 *Dec 30, 1970Oct 17, 1972IbmInput/output system with dedicated channel buffering
US3918031 *Oct 23, 1973Nov 4, 1975Texas Instruments IncDual mode bulk memory extension system for a data processing
US4729093 *Mar 4, 1987Mar 1, 1988Motorola, Inc.Microcomputer which prioritizes instruction prefetch requests and data operand requests
US5278800 *Oct 31, 1991Jan 11, 1994International Business Machines CorporationMemory system and unique memory chip allowing island interlace
US5692121 *Apr 30, 1996Nov 25, 1997International Business Machines CorporationRecovery unit for mirrored processors
US5701434 *Mar 16, 1995Dec 23, 1997Hitachi, Ltd.Interleave memory controller with a common access queue
EP0232827A2 *Feb 3, 1987Aug 19, 1987Hitachi, Ltd.Vector processor
EP0232827A3 *Feb 3, 1987Nov 29, 1989Hitachi Computer Engineering Co., Ltd.Vector processor
Classifications
U.S. Classification711/151, 711/157
International ClassificationG06F13/16, G06F13/18
Cooperative ClassificationG06F13/1631, G06F13/18
European ClassificationG06F13/16A2R2, G06F13/18