Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS3601668 A
Publication typeGrant
Publication dateAug 24, 1971
Filing dateNov 7, 1969
Priority dateNov 7, 1969
Publication numberUS 3601668 A, US 3601668A, US-A-3601668, US3601668 A, US3601668A
InventorsGary G Slaten, Edward H Snow
Original AssigneeFairchild Camera Instr Co
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Surface depletion layer photodevice
US 3601668 A
Images(2)
Previous page
Next page
Description  (OCR text may contain errors)

lili' ite tates att [72} Inventors Gnry G. Slateu [56] References Cited All"; UNITED STATES PATENTS Edward L 3,523,190 8/1970 Goetzbergeret a1. 250/211 [21] Appl. No. 970745 3,391,282 7/1968 Kabell 250/211 [22] Filed Nov. 7, 1969 3,463,974 8/1969 Kelley 317/235 [45] Patented Aug. 24, 1971 [73] A i nee Fmrcmd Camera dim, a 3,405,329 10/1968 Loro 317/234 55 g 3,459,944 8/1969 Triebwasser 250/211 Corporation Mt. View, (1111111111. Primary Examiner-John W Huckert Assistant Examiner-Martin H. Edlo'w Altorneys- Roger S. Borovoy and Alan H. MacPherson A ABSTRACT: A semiconductor photodevice sensitive to blue [54] LAYER PMOTODEVECE light is produced by placing an oxide layer containing a 111,111 rat/ting Iq'gsselected surface state charge density over one surface of the [52] 1113. (Eli 317/234 R, device. The fixed surface state charge density creates a sur- 317/235 N, 3l7/235 AG, 317/235 AM, 317/235 face depletion region in the semiconductor material im- 18, 250/211 mediately underlying the oxide. Blue light incident on the [51] lint. (Ill 11110111 /1111) device, which is normally absorbed before reaching the deple- [50] Field! of ch 317/235; tion region associated with a PN junction strikes the surface 250/21 1 J, 83 depletion layer and produces photocurrent therein.

AWWQWMWWWWWWMMMWQMWW PATENIEU M1824 an SHEET 1 UF 2 AWORNEY linbtlhbbfs SlUlltlFA ClE llllElllLlETfON LAYER lfllllOTOlUllWlClE BACKGROUND OF THE lNVENTlON 1. Field of the invention This invention relates to photodevices and in particular to photodevices containing a depletion layer close to the surface thereby to achieve maximum collection efficiency in the device.

2. Description. of the Prior Art Semiconductor photodevices are made by diffusing a region of a first conductivity type into a semiconductor material of a second conductivity type. Application of a reverse bias across the resulting PN junction widens the junction depletion layer. Light which then strikes the semiconductor material generates hole-electron pairs in the depletion layer. These holes and electrons are accelerated by the bias field in opposite directions thereby creating photocurrent. One problem with prior art photodevices is that the PN junction, and thus the depletion layer, is formed at least several microns within the semiconductor material. The semiconductor material however, absorbs blue light within about 1 micron of the surface. Therefore, the light intensity which reaches the depletion layer has been substantially reduced relative to the light intensity which strikes the surface of the semiconductor device. This lowers the collection efficiency of the photodevice.

SUMMARY OF THE lNVlENTlON This invention overcomes this problem of prior art photodevices by providing a photodevice with a surface depletion layer. Consequently, the light reaching the depletion layer contains a substantial amount of blue light and the collection efficiency of the photodevice is substantially improved relative to the collection efiiciency of prior art devices.

According to this invention, a surface depletion layer is produced in a photodevice by first forming a diffused contact region of one conductivity type in a second conductivity-type semiconductor substrate. The remainder of the device surface is oxidized, and the wafer, with the resulting oxide layer, is processed so as to produce a fixed surface state charge density Q /q of about 5X10" per centimeter or greater. The resulting surface state charge density depletes that portion of the semiconductor substrate immediately underlying the oxide layer, and, in some situations, may even invert this portion from one conductivity type to the second conductivity type. This surface depletion layer, which extends to, and is continuous with the depletion layer of the diffused region, then is reverse biased by applying a voltage to the diffused contact re gion.

The properties of surface depletion layers are discussed in detail in chapters 9 and 10 of A.S. Groves book entitled Physics and Technology of Semiconductor Devices published in 1967 by John Wiley and Sons, Inc.

The invented device is made reliable by using a channel stop diffusion and/or an equipotential field relief electrode.

To achieve maximum collection efficiency, the surface recombination velocity at the depleted silicon surface is minimized. This is done by one of several process techniques.

Photodiodes and phototransistors produced according to this invention have maximum collection efficiency in the surface depletion layer and thus better performance than prior art devices.

DESCRIlPTlON OF THE DRAWINGS FlG. l shows a typical photodevice of the prior art;

FIG. 2 shows a photodiode constructed according to the principles of this invention;

FlG. 3 shows a photodevice wherein the surface depletion layer is obtained by biasing a transparent gate electrode; and

FIG. 4 shows the performance of a photodevice constructed according to the principles of this invention compared to the performance of a typical blue-sensitive junction device.

nnrnuen DESCRIPTION FIG. ll shows a typical photodiode of the prior art. A substrate ill of one conductivity type, shown in FIG. 11 as P-type conductivity, has diffused in one overlying thereof a region T2 of opposite (N) type conductivity. Overlying the PN junction between regions ill and 112 is a silicon oxide .layer M. This oxide layer both passivates the edge of the PN junction between regions T2 and ll and serves as a mask during diffusion of region l2. Metal contact layer 13 is deposited over the top surface of region 12 to gallium ohmic contact thereto. Metal contact 115 on the bottom side of P-type region llll provides ohmic contact to P-type region 11 ll. Battery 117 connected to contacts l2 and TE by leads lltl and T9 respectively, reverse biases the PN junction between regions llll and 12.

Because of the reverse bias across the PN junction, its inherent depletion layer 116 widens into the P-type region ll. In this depletion layer, holes have been repelled from the depletion region by the positive polarity of N-lregion 12. Incident light which strikes the depletion region then generates electron-hole pairs. The electrons generated are attracted to metal contact 113 by the positive potential of this contact. The holes generated by the incident light in depletion region 116 are attracted to metal contact 15, held at a negative potential by battery ll'7. Because the main portion of PN junction between regions ill and T2 is in the body of semiconductor material more than 1 micron beneath the top surface of semiconductor material llll, blue light in the energy incident on the diode is filtered out by the semiconductor material. Thus the total amount of light energy striking the main portion of depletion region 216 is significantly reduced relative to the total incident light energy.

The semiconductor diode shown in FIG. 2 is constructed according to the principles of this invention to use substantially all the light incident upon the semiconductor material to generate hole-electron pairs in the depletion region. Shown in FIG. 2 is a P+ substrate 21, typically silicon, on which is grown a P epitaxial layer 22. Epitaxial layer 22 may be grown on substrate 211, for example, by placing substrate 211 in a epitaxial reactor and then flowing silane and a carrier gas past the substrate. The decomposition of silane results in the growth of an epitaxial layer on substrate 21. This technique, and others, are well known and will not be described in further detail. A typical thickness for epitaxial layer .22 is several microns. The device may also be made on a nonepitaxial P wafer.

Next, a silicon oxide layer 25 is formed on the top surface of epitaxial layer 22. Oxide layer 25 is formed by oxidizing the top surface of layer 22 by any of several well-known techniques. A typical thickness for oxide layer 25 is 0.1 to 1 microns. Other dielectrics such as silicon nitride, SI N may be used in addition to, or in place of, the oxide layer.

Next, windows are cut in oxide layer 25 and N-type impurities are diffused through these windows to form N+ regions 23 within epitaxial layer 22. N-type regions 23 are formed by diffusing an N-type impurity, such as phosphorus, through the windows in oxide layer 25 into layer 22.

Oxide layer 2d contains several types of electrical charges. In particular, impurity ions Q chargeable surface states or surface recombination-generation centers N, and fixed surface state charges Q are commonly present in oxide layer 25 or at the interface between layer 25 and P-type epitaxial layer 22. The impurity ions Q can be eliminated by careful processing or immobilized within layer 25 through phosphorus gettering techniques or by adding phosphorus pentoxide to oxide layer 25.

The fixed surface state charges O on the other hand, while commonly thought of as undesirable, are turned to advantage by this invention and rather than degrading the performance of the resulting device, are used to make possible the surface depletion layer of this device. As disclosed in patent application Ser. No. 531,069 entitled Oxygen Annealing filed by Bruce Deal on Mar. 2, 1966 and assigned to Fairchild Camera and Instrument Corporation, the assignee of this application, the value of surface state charges Q in an oxide layer can be controlled by dry oxygen annealing of the oxide layer in the underlying substrate. By controlling the time and temperature of the annealing, the value of the fixed surface charge 0,, is accurately controlled. Alternatively, the cooling rate of the device after the annealing can be used to further control the surface state charge.

Thus, the device shown in FIG. 2, with the overlying oxide layer 2is next placed in a dry oxygen ambient for a time sufficient to provide the desired surface charge density Q /q, where q is the charge on a electron. The relationship between the times and temperatures of this heating are shown in detail in the above referenced patent application and the description of this process in that patent application is incorporated herein by reference. It is disclosed in that application that the surface charge density given by heating in a dry oxygen ambient for a given time and a given temperature depends upon the conductivity type of the underlying substrate. But in essence, the surface state charge density Q,,,/q can be varied over a range of values of'from 2 to l2Xl0 per cm According to this invention, a surface charge density Qu/q of about X10 per cm. is obtained by heating the structure in a dry oxygen ambient to a temperature of about l000 for about 10 minutes. This surface state charge accumulates at the interface between oxide layer 25 and underlying epitaxial layer 22. Because this fixed surface state charge is positive, holes are repelled from the top region of epitaxial layer 22 by the positive charge at the top surface of layer 22. Accordingly, a region next to the top surface of layer 22 is essentially depleted of holes to form the surface depletion layer 24. Depending on the surface charge density and the doping of the underlying material, depletion layer 24 may or may not be inverted.

After a light etch to remove selected portions of the oxide which may have formed on the windows through oxide 25 during the N-type impurity difiusion, metal layers 26 are placed in these windows to contact diffused regions 23. Lead 44 extends from metal contacts 26 to the positive terminal of a power supply 43, while lead 45 extends from a metal contact 46 on the bottom surface of P+ substrate 21 to power supply 43. Thus the surface depletion region 24 in the top portion of layer 22 is back biased. Depletion region 24 extends around and is continuous with the depletion regions induced between the N+ regions 23 and the P region 22. The surface depletion region 24 is terminated by use of a P+ guard ring 28 which encircles the region formed by the photodiode. Metal contacts 27 are attached to the top surface of P+ guard ring 28 and extend over the insulation 25 toward the center of the device.

A comparison in FIG. 4 of the photoresponse of the diode shown in FIG. 2 with the photoresponse of a blue-sensitive junction device shows that the surface depletion layer diode achieves essentially the same performance as a blue-sensitive junction diode at long wavelengths and improved performance at the short wavelength (blue) end of the spectrum.

The final operation is to minimize the surface recombination velocity N,, at the depleted silicon surface. This can be achieved by heating the diode to 300-565 C. with aluminum covering the oxidized surface, or by hydrogen annealing in the same temperature range, or by choosing a (100) oriented surface, or by a combination of these techniques. These techniques are all well known in the semiconductor arts.

The technique of this invention can also be used to produce a surface depletion phototransistor. To obtain a phototransistor from the structure shown in FIG. 2, a P-type emitter region is diffused into a selected portion of N+ region 23. An emitter contact is then made to the emitter region, An the PN junction between the emitter region and N+ region is covered by an oxide layer.

FIG. 3 shows an embodiment of this invention where the inversion layer 24 is produced not by a surface state charge Q but rather by a bias voltage applied to a transparent gate electrode 30. In FIG. 3 the elements of the photodevice identical to the elements of the photodevice shown in FIG. 2 are identically numbered. The essential difference between the structure of FIG. 3 and the structure of FIG. 2 is that in FIG. 3 a transparent gate electrode is deposited over the center portion of oxide layer 25 between the two regions 23. Gate electrode 30 might for example be constructed of tin oxide, a wellknown transparent, conductive material, Application of a voltage to gate electrode 30 produces depletion layer 24 in the top portion of epitaxial layer 22. Light incident on the device travels through transparent gate 30 and generates photocurrent in the form of hole-electron pairs in depletion layer 24.

Depletion layer 24 may or may not be inverted depending upon the voltage applied to gate electrode 30, the doping of epitaxial layer 22, and the residual surface charge density of oxide layer 25. In addition, depletion layer 24 can, of course, be generated by a combination of a surface state charge Q, at the interface of oxide layer 25 with epitaxiallayer 22 and a voltage applied to transparent gate 30.

While thestructure of this invention has been described with silicon dioxide as the insulation layer 25 (FIGS. 2 and 3), as mentioned above, silicon nitride (Si N can also be used as the dielectric layer. Other dielectrics which exhibit a fixed surface state charge can also be used in this invention. Such dielectrics might include, for example, aluminum oxide (A10 The typical surface charge density obtained with a silicon nitride film is described in an article by Deal, Fleming, and Castro, entitled Electrical Properties of Vapor Deposited Silicon Nitride and Silicon Oxide Films on Silicon, published in the Journal of the Electrochemical Society on pages 300 to 307 in Volume 115, No. 3, Mar. 1968. As stated on page 302 of this article, a surface charge density Q,'/q greater than 10 per cm. was obtained from a silicon nitride film that had been annealed at 550 C. for 2 minutes in dry nitrogen. This charge is higher than the corresponding charges associated with either a vapor deposited oxide or a thermally grown oxide. The surface charge Q,'/q measured by Deal, Fleming and Castro is not believed to be the same as Q the fixed surface state charge associated with thermally oxidized silicon. While Deal, Fleming and Castro report that the data indicate that the charges represented by Q,/q are associated with the dielectric-silicon interface, further information on these charges is needed before the sources of these charges can be positively determined. Regardless, these charges can be used to advantage in the structure of this invention.

Other embodiments of this invention are also possible. For example, a semiconductor material which has a high surface charge density Q lq without an overlying oxide can be used for the semiconductor material comprising layers 21 and 22. Gallium arsenide is one material which has these characteristics. The surface charge 0,, on the surface of the gallium arsenide creates the surface depletion layer 24 in which photo currents are then generated. If desired, a transparent protective coating could be placed over the surface of the gallium arsenide to protect this surface.

In another embodiment of this invention, Schottky barriers can be placed over those portions of epitaxial layer 22 exposed by the windows in oxide layer 25 (FIG. 2). The Schottky barriers would function in place of the N+ regions 23 as a rectifying barrier and electrical contact.

What is claimed is:

l. A photodevice comprising a semiconductor substrate of a first conductivity type containing a semiconductor layer of the same conductivity type formed on one surface thereof;

at least one region of opposite conductivity type formed in said semiconductor layer and extending to the top surface thereof;

an insulation layer overlying selected areas of said semicon ductor layer, said insulation layer containing a selected fixed surface state charge 0 wherein said insulation layer is an oxide of silicon and said fixed surface state charge density is in the range between 10 and 10 per cm. and

a surface depletion layer in portions of said semiconductor layer, said depletion layer being located directly under, and within 1 micron of the interface between said insulation layer and said semiconductor layer, and contacting said at least one region.

metal contact layers attached to said underlying semicon ductor substrate and to said at least one region of opposite conductivity, and

means for reverse biasing the PN junction between said semiconductor layer, on the one hand, and said surface depletion layer and said at least one region on the other hand.

2. Structure as in claim l in which said substrate is P-type silicon, said epitaxial layer is P-type silicon, and said at least one region of opposite conductivity type comprises N-type sil- 16011.

3. Structure as in claim 2 in which said insulation layer is an oxide of silicon and said fixed surface state charge density is at least 5X10 per cm 3. Structure as in claim 2 including in said P-type epitaxial layer a guard ring diffused from the top surface, said guard ring containing said first type impurity to a concentration of at least 10 atoms per cm.

5. Structure as in claim 4i including metal contacts attached to said guard ring.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US3391282 *Feb 19, 1965Jul 2, 1968Fairchild Camera Instr CoVariable length photodiode using an inversion plate
US3405329 *Aug 10, 1964Oct 8, 1968Northern Electric CoSemiconductor devices
US3459944 *Jan 4, 1966Aug 5, 1969IbmPhotosensitive insulated gate field effect transistor
US3463974 *Jul 1, 1966Aug 26, 1969Fairchild Camera Instr CoMos transistor and method of manufacture
US3523190 *Oct 17, 1968Aug 4, 1970Bell Telephone Labor IncMos photodetector having dual gate electrodes
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US3775646 *Mar 5, 1973Nov 27, 1973Thomson CsfMosaic of m.o.s. type semiconductor elements
US3795806 *Mar 2, 1973Mar 5, 1974Gen ElectricMethod and apparatus for sensing radiation and providing electrical readout
US3805062 *Jun 21, 1972Apr 16, 1974Gen ElectricMethod and apparatus for sensing radiation and providing electrical readout
US3858235 *Sep 17, 1973Dec 31, 1974Siemens AgPlanar four-layer-diode having a lateral arrangement of one of two partial transistors
US3911463 *Jan 7, 1974Oct 7, 1975Gen ElectricPlanar unijunction transistor
US3935446 *Feb 28, 1975Jan 27, 1976General Electric CompanyApparatus for sensing radiation and providing electrical readout
US4024564 *Aug 13, 1975May 17, 1977Sony CorporationSemiconductor device having at least one PN junction and channel stopper surrounder by a protecture conducting layer
US4057822 *Aug 19, 1975Nov 8, 1977Sharp Kabushiki KaishaChannel type photo-electric energy transducer
US4090213 *Jun 15, 1976May 16, 1978California Institute Of TechnologyInduced junction solar cell and method of fabrication
US4107722 *Nov 25, 1977Aug 15, 1978International Business Machines CorporationPhotodiode structure having an enhanced blue color response
US4128843 *Oct 14, 1977Dec 5, 1978Honeywell Inc.GaP Directed field UV photodiode
US4219827 *Jan 15, 1979Aug 26, 1980Licentia Patent-Verwaltungs-G.M.B.H.Integrated circuit with metal path for reducing parasitic effects
US4419684 *Jan 14, 1981Dec 6, 1983Hitachi, Ltd.Semiconductor integrated circuit
US4458260 *Nov 20, 1981Jul 3, 1984Rca Inc.Avalanche photodiode array
US4691224 *Apr 22, 1986Sep 1, 1987Mitsubishi Denki Kabushiki KaishaPlanar semiconductor device with dual conductivity insulating layers over guard rings
US4791468 *Feb 2, 1988Dec 13, 1988U.S. Philips CorporationRadiation-sensitive semiconductor device
US4835587 *Oct 1, 1987May 30, 1989Fuji Electric Co., Ltd.Semiconductor device for detecting radiation
US4960436 *Feb 6, 1985Oct 2, 1990Fuji Electric Corporate Research & DevelopmentRadiation or light detecting semiconductor element containing heavily doped p-type stopper region
US6087703 *Jun 7, 1995Jul 11, 2000Mitsubishi Denki Kabushiki KaishaPhotodetector and photodetection circuit
US8796743Jan 26, 2006Aug 5, 2014Ams AgLight-sensitive component
US20110018085 *Aug 31, 2009Jan 27, 2011An Sung YongSilicon photoelectric multiplier having cell structure
DE2646343A1 *Oct 14, 1976Jun 30, 1977IbmLadungstraegergekoppeltes photoelektronisches bildabtastungsgeraet
DE102005007358B4 *Feb 17, 2005May 8, 2008Austriamicrosystems AgLichtempfindliches Bauelement
WO2006087080A1 *Jan 26, 2006Aug 24, 2006Austriamicrosystems AgLight-sensitive component
Classifications
U.S. Classification257/464, 257/E31.84, 257/465, 257/494, 257/E31.85
International ClassificationH01L31/113, H01L31/00
Cooperative ClassificationH01L31/00, H01L31/1133, H01L31/1136
European ClassificationH01L31/00, H01L31/113C, H01L31/113B