|Publication number||US3602635 A|
|Publication date||Aug 31, 1971|
|Filing date||Jun 30, 1970|
|Priority date||Jun 30, 1970|
|Publication number||US 3602635 A, US 3602635A, US-A-3602635, US3602635 A, US3602635A|
|Inventors||Lubomyr T Romankiw|
|Export Citation||BiBTeX, EndNote, RefMan|
|Referenced by (65), Classifications (13)|
|External Links: USPTO, USPTO Assignment, Espacenet|
United States Patent  Inventor Lubomyr T. Romankiw Mlllwood, N.Y. 21 Appl. No. 51,189  Filed June 30, 1970  Patented Aug. 31, 1971  Assignee International Business Machines Corporation Armonk, N.Y.
 MICRO-C1RCU1T DEVICE 5 Claims, 4 Drawing Figs.
521 US. cl...... 174/685, 29/604, 29/625,117/212, 317/101 B, 340/174 TF  Int. Cl. H051: 1/02  Field of Search 174/685; 317/101 A, 101 CX, 101 CM, 101 D, 234 M, 234 N, 234 S; 340/174 TF; 29/578, 604, 625
 References Cited UNITED STATES PATENTS I 3,525,617 8/1970 Bingham 29/625 x 3,533,160 10/1970 Cunningham et al 3l7/234JUX Primary Examiner-Darrell L, Clay Attorneys-Hanifin and Jancin and Isidore Match ABSTRACT: A microcircuit device such as a printed circuit or an integrated circuit is described wherein the thickness of insulation between two crossing conductive bodies can be substantially decreased as compared to the corresponding thickness in known like devices. in the case for example, such as magnetic coupled film memory devices wherein a low temperature insulating material can be employed and wherein such insulating material is subject to surface tension effects, this is achieved by retaining the photoresist layer on the surface of the metal magnetic bodies resting on the substrate and etching the magnetic bodies to the point where the width of the upper surfaces of the'conducting bodies are equal to the width'of the nonconductive resist used in the etching or where there is a slight undercut under their retained respective photoresist layers, i.e., the layer on each body extends beyond the perimeter of the surface of the bodies. Such photoresist layer protects sharp metal corners or, in the latter case, provides an umbrella effect in that'it extends beyond the sharp edges of the magnetic bodies, the latter beingpotential areas for electrical shorts. In the case where conductive bodies are employed which generate high temperatures or which have to withstand high service temperatures and wherein correspondingly high temperature insulating materials have to be used or in which it is desired to have very thin hard insulations such as are producedin the use of inorganic insulations,
glasses and the like, the aforementioned umbrella" effect is provided bya layer of high temperature insulating materials of organic or inorganic compositions on the conducting bodys surface rather than the layer of photoresist material. In this latter case, the insulation thickness can be much thinner than the commonly accepted rule of thumb thickness'which is twice that of the conducting bodies for conducting bodies of 30000A. or thicker and even greater such as four or five to one for conducting bodies considerably thinner than 3000A. (for example, 200 to 500A. thick).
- MICRO-CIRCUIT DEV ICE BACKGROUND om]; INVENTION the bit sense lines and the magnetic fields created by the word lines of. two crossing lines, or opposingmagnetic bodies, an impediment to such interaction has been in a'microminiature coupled film device the needxfor relatively thick insulation therebetween whichhas resulted-in high word line currents and low packing magnetic array packing'den'sityfiFor example, the current carrying lines, such as bit-sense lines in bulk memory arrays or microminiature*magnetic coupled film memories, have to be separated'fromwordlines byra very thin insulation. In presently known manufacturing techniques, the
bit sense lines in such memoryxarrays are formed by. chemical photoetching techniques. In these techniques, the photoresist is removed and insulation may thenbe applied 'by. any known process such as spinning, spraying,'dipping, screening or the like.
In some magnetic devices "formed by such chemical photoetching technique, there ispermitted the use of a relatively low temperature polymeras the insulation However,
because of the surface tension effects inherent in the polymer, .the sharp edges of a bit sense line-may break through the polymer and become potential areas for electricalshorts.
In the known .processes' for' manufacturing .photoetched semiconductor devices, a relatively low temperature material cannot be used as the insulator betweenconductive elements. Here, instead, there has to be useda high temperature'dielectric material such as silicon dioxide, silicon nitride, borosilicate glass or other material such'as a polymer having a'relatively high service-temperature. In this type of device; i.e.,
wherein there has to be'use'd this' high-temperature dielectric material, there has evolved anempiricalruleof thumbas to the thickness of the insulating layer. This rule is'thatthe thickness of the insulation has to be at least twice that of the thickness of the conducting body when the body is thicker than about 3000A. and three to five times thickerwhen the body is 200 to 500A. thick. If the insulation'is not made this thick, then pores in the insulation appearcontiguousto the,
sharp edges of the conducting body, and here again,:potential areas for shorts are provided.
Accordingly, it is an important object of this invention to provide a printed circuit device oran integrated circuitxdevice wherein there is enabled the use of insulation thicknesses between crossing conductive lines, or opposing conductive bodies which are substantially less than. has heretofore been possible without dangerof shorts-occurring therebetween.
It is another object to provide a printed magnetic device in accordance with the preceding object, which permits theemployment of. a relatively low temperature insulating material therein.
It is a further object to i provide a printed circuit device wherein there has to beused relatively'high temperature insulating material, without the requirement that the thickness.
that the insulating material be substantially twice the thickness of the conductive body beinginsulated thereby;when the conductive bddy -:is more than 3000A. thick, and without the requirement that the insulation be three to five times the thickness of the'conducting body when! the condueting body is only 200 tdS OOA. thick.
SUMM-ARY- or THE iNi/EN'noN Generallyfspeakihg, and in accordance with the invention,
there is provided a microcircuit device comprising a first layer of conducting bodies,-a relatively thin insulating coating on thesurface-ofsaid'first layer, the'width of the top surface of the bodies being not greater than the width of the insulation andpreferably the top surface of the conducting bodies being 5 slightly undercut directly beneath the insulatingcoating whereby the insulating coating on the bodies overhang their respective surfaces, an insulatingmaterial between the bodies and on the insulating coating, and a second layer of conductingbodies on the insulating material.
The foregoing and other objects, features and advantages of the invention will be apparent from the following'more particular description of preferred embodiments of the invention,
as illustrated in the accompanying drawings.
' BRIEF DESCRIPTION OF TI-IEDRAWINGS In the drawings, FIG. 1'is.a cross section of the known printed circuit device wherein theremay be used a relatively low temperature insulating material;
.FIG. 2 is across section of a printed circuit device instructed in accordance with the principles of the invention wherein there can be employed a relatively low temperature insulating material;
- FIG. 3 is a cross section of a known printed circuit device wherein there is required a relatively high temperature insulating material; and
' FIG.-4 is a cross section of a-device constructed according to the invention wherein-there has to be utilizeda relatively high temperature insulating material.
DESCRIPTION OF PREFERRED EMBODIMENTS Referring to FIG. 1 wherein there'is shown a known printed .cir cuitmagnetic deviceIO, such device is shown in its final completed form. Device l0'may have suitably been formed by applying-a positive resist to underlying bit-sense lines, covering the desiredareas on the photoresist with a suitable mask, exposing resistto ultraviolet light, developing the resist, etching the metal with an etchant-such as ferric chloride or any other equivalentetchant, removing the resist-and then aptplying the low temperature insulation on the etched metal, the
insulation beingthe known type of low temperature dielectric material such as a polymer suitable for the purpose and being applied by known techniques such as spinning, spraying, screening, dipping, etc. The conducting structure used as the word line is then, placed on top of the insulation, alsoby a suitable technique such'as sputtering, spraying, etc.
In FIG. 1, device 10in its final rnanufactured form,'accordingly comprises the bit-sense line portions 12 lying on a suitable substrate 14 such as SiO, SiO, organic insulator which in turn is on a metal ground plane'15. Such portions 12 in a .ma'gnetic device may suitably comprise copperconductors :clad'with a magnetic thin film such as nickel-iron. The insulation--16 is'of a relatively low temperature dielectric material.
Theconductor-l8lying on the insulating material which, in the magnetic array, is the-word line, is a structure similar to 'the portions 12 except that the copper conductor therein is only clad on three sides with the nickel-iron thin film. The bot tom side thereof, i.e.,' that lying on the insulation and opposingthe upper surfaces of bit-sense portions 12, is not clad with the magnetic film.
i'It-is to be noted that'the' insulation in the device of FIG, 1,
although quite thick on top of line 12 and in between 'the lines,
is quite thin near the corners of the conducting lines, and, ac-
cordingly, of necessity, word line 18 on average is appreciably spaced from bit-sense line portions 12. Such high degree of @spacing and variation in-spacing thickness is undesirable. were in'sulation not provided in such thickness,- the danger would occur that, because of surface tension effects in the low temperature insulation the sharp edges of the bit-sense line portions could become potential areas for electrical shorts.
In the microcircuit device 11 shown in FIG. 2, this problem ;pre sented in the use of the device of'FIG. l is overcome. This overcomingis-achieved by first completing the same steps in the fabrication of the device of FIG. 2 as is done in the manufacture of the device of FIG. 1 up to the point where, after the resist has been developed, the metal 4etched. At this point, the etching of the metal continues until an undercut is formed in the metal near the perimeter on of the photoresist material. Thereby, the overhanging photoresist layer 20 effectively forms an umbrella whose area is greater than the area of the surface of the metal body i.e., the bit sense line portion 12 upon which it rests. At this point, the photoresist material rather than being removed as it is in the fabrication of the device of FIG. I, is baked on by baking the device at a suitable temperature, such as 150 to 200 C for example. With photoresist layer 20 completely polymerized (stabilized by heat) now and firmly attached to the surface of bit-sense portions 12 by the baking, the insulation which may be of the same material as insulation 16 of the device of FIG. 1 is applied in a much lesser quantity whereby the spacing caused by insulation thickness between bit sense portions 12 and word line 18 is substantially less than the corresponding spacing in the device of FIG. 1. It is readily appreciated that the overhang of photoresist layer 20 completely protects insulation 16 from the sharp edges of bitsense line portions 12 whereby no shorts can occur in the vicinity of these edges, even if the second insulation were to be so thin that the edges became exposed due to surface tension effects.
The device 21 of FIG. 3 is the known prior art printed circuit device wherein there are employed conducting bodies whose temperatures during operation rise to a point where they might deleteriously affect a low temperature-type dielectric material. If it is assumed that device 21 is used for the same purpose as that of FIGS. 1 and 2, i.e., a portion of a microminiature memory array, then the bit sense line portions 22therein suitably comprise a permalloy, copper, permalloy sandwich with suitable diffusion or germanium barriers therebetween which lie on a substrate 24, such as glass or other insulating material layer under which there is a metal ground plane. Insulating material 26, because of the high temperature operating characteristics for bit-sense lines portion 22 fabricated with diffusion barriers therebetween is preferably of a high temperature-type. Suitable examples of such insulation are silicon dioxide, silicon nitride, aluminum oxide, a high temperature polymer, etc. In the case of semiconductor devices, integrated circuit devices or microminiature packages, line 22 may be Mo, W, A1, Cu-Al, Cr-Ag-Cr, or other type of conductor or conductor sandwich. Line 28 can also be of a conducting metal similar to that of line 22 while insulation 26 can be SiO SiO, AI O Si N and the like high temperature insulations.
It is to be noted in the device of FIG. 3 that insulation 26 has a thickness which is approximately 2T, i.e., about twice the thickness T of semiconductor bodies 22. As has been stated above, it has been empirically accepted in the printed circuit and integrated circuit device art that the thickness of the insulation material in this type of the conducting body when a high temperature type dielectric material is used for the insulation. Clearly, the need for such thickness of insulation negates the possibility of decreasing the spacing between two crossing conductive lines or opposing conductive bodies in the device. The device 23 of FIG. 4, constructed in accordance with the principles of the invention, overcomes the problem presented by the use of the device of FIG. 3 in that the thickness of the insulation of the device of FIG. 4 can be substantially less than that of the device of FIG. 3.
In the fabrication of the device shown in FIG. 4, a layer of silicon dioxide 30 or. other high temperature insulating material is laid down on the surface of the conductive layer, the latter being an insulating material, which will eventually become bit-sense line portions 22. A photoresist layer, which may be of the positive or negative type, is provided upon the insulating layer 28. The device is then suitably masked and exposed to ultraviolet light, and the resist is developed.
A separate etchant is employed to etch the insulating layer, an example of such etchant being hydrofluoric acid or ammonium hydroxide buffered hydrofluoric acid when silicon dioxide is used as insulation. The conducting material between the bit-sense line portions is etched with ferric chloride or other suitable etchant, dependent upon the conduction material. Here again, the etching is continued so that the double layer of the photoresist and the insulating material extends beyond the perimeter of the upper surface of the bit-sense line portions to provide the umbrella" thereover. At this juncture, different from the fabrication of the device of FIG. 2, after the etching step, the remaining photoresist material is removed from the surface of the insulating material on the bitsense line portions. Thereafter, insulation 26 is applied and word sense line conductor 28 is placed on the insulation.
It is seen that in the comparison of the devices of FIG. 3 and FIG. 4, the umbrella effect provided by insulation layer 30 protects insulation 26 from the sharp edges of the upper surface of bit-sense line portions 22 whereby insulation 26 does not have pores formed therein to provide areas for potential shorts or corrosion sites. i I
In carrying out the invention, the following examples are provided.
EXAMPLE 1 A plurality of 1 mil lines on 2 mil centers which were 5,000A. thick and made of permalloy clad copper were insulated from a plurality of 1 mil wide copper lines'on 2 mil centers using KTFR, which is the trade name of a negative photoresist manufactured by the Eastman Kodak Co. of Rochester, New York (as used to produce the devices shown in FIGS. 1 and 2). When the technique set forth in the description of the fabrication of the device of FIG. 1 was used and the thickness of the KTFR photoresist lying on lines 12 was about 1.0 about 50 percent of the 10 crossings were shorted between lines 12 and lines 18. When the same thickness lines with the same thickness of KTFR between lines 12 and 18 were used according to the inventive arrangement shown in FIG. 2, 99.9 percent, i.e., substantially all of 10 crossings were free of shorts.
EXAMPLE 2 In the formation of a magnetorestrictive transducer, when a plurality of 200A. thick permalloy bars which were 0.4 mil wide and 10 mils long were formed and insulated either with sputtered silicon dioxide or Emulsitone type (a silica or borosilica film manufactured by Emulsitone Co. of Livingston, New Jersey) borosilicate glass in the arrangement according to FIG. 4, with approximately 500A. of insulation, an excellent yield was similarly obtained.
While the invention has been particularly shown and described with reference to preferred embodiments thereof, it will be understood by those skilled in the art that the foregoing and other changes in form and details may be made therein without departing from the spirit and scope of the invention.
What is claimed is:
1. A microcircuit device comprising a first layer of conducting bodies, a relatively thin insulating coating on the surfaces of said bodies, said bodies being slightly undercut directly beneath said insulating coating with the coatings on said bodies overhanging said bodies, an insulating material between said bodies and on said insulating coating, and a second layer of conducting bodies on said insulating material.
2. A microcircuit device as defined in claim 1, wherein said first layer of conducting bodies are of a magnetic material, conductor, magnetic material sandwich, said insulating material is of a relatively low temperature dielectric material and said insulating coating is of a photoresist material.
3. A microcircuit device as defined in claim 1, wherein said first layer of conducting bodies are selected from the group consisting of a single metal and a metal sandwich separated by diffusion barriers, said insulating material is of a relatively high temperature dielectric material, and wherein said insulating coating is also of a relatively high temperature dielectric material.
5. A rnicrocircuit device as defined in claim 1, wherein said insulating material and said insulating coating are both silicon dioxide.
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US3787824 *||Mar 6, 1972||Jan 22, 1974||Commissariat Energie Atomique||High-density magnetic memory|
|US3801880 *||Sep 11, 1972||Apr 2, 1974||Hitachi Ltd||Multilayer interconnected structure for semiconductor integrated circuit and process for manufacturing the same|
|US3900883 *||Sep 28, 1973||Aug 19, 1975||Matsushita Electric Ind Co Ltd||Photoconductive cell matrix assembly|
|US4328262 *||Jul 28, 1980||May 4, 1982||Fujitsu Limited||Method of manufacturing semiconductor devices having photoresist film as a permanent layer|
|US4541035 *||Jul 30, 1984||Sep 10, 1985||General Electric Company||Low loss, multilevel silicon circuit board|
|US6189582 *||Jun 25, 1999||Feb 20, 2001||Micron Technology, Inc.||Small electrode for a chalcogenide switching device and method for fabricating same|
|US6441479 *||Mar 2, 2000||Aug 27, 2002||Micron Technology, Inc.||System-on-a-chip with multi-layered metallized through-hole interconnection|
|US6531391||Jul 6, 2001||Mar 11, 2003||Micron Technology, Inc.||Method of fabricating a conductive path in a semiconductor device|
|US6534368||Jun 14, 2001||Mar 18, 2003||Micron Technology, Inc.||Integrated circuit memory cell having a small active area and method of forming same|
|US6563156||Mar 15, 2001||May 13, 2003||Micron Technology, Inc.||Memory elements and methods for making same|
|US6608386 *||Nov 19, 2001||Aug 19, 2003||Yale University||Sub-nanoscale electronic devices and processes|
|US6635951||Jul 6, 2001||Oct 21, 2003||Micron Technology, Inc.||Small electrode for chalcogenide memories|
|US6670713||Dec 20, 2002||Dec 30, 2003||Micron Technology, Inc.||Method for forming conductors in semiconductor devices|
|US6700211||Dec 23, 2002||Mar 2, 2004||Micron Technology, Inc.||Method for forming conductors in semiconductor devices|
|US6777705||Dec 19, 2000||Aug 17, 2004||Micron Technology, Inc.||X-point memory cell|
|US6797612||Mar 7, 2003||Sep 28, 2004||Micron Technology, Inc.||Method of fabricating a small electrode for chalcogenide memory cells|
|US6797978||Jul 16, 2001||Sep 28, 2004||Micron Technology, Inc.||Method for fabricating an array of ultra-small pores for chalcogenide memory cells|
|US6831330||May 30, 2002||Dec 14, 2004||Micron Technology, Inc.||Method and apparatus for forming an integrated circuit electrode having a reduced contact area|
|US6916710||Feb 18, 2004||Jul 12, 2005||Micron Technology, Inc.||Method for fabricating an array of ultra-small pores for chalcogenide memory cells|
|US6961995 *||Sep 19, 2002||Nov 8, 2005||International Business Machines Corporation||Method of making an electronic package|
|US6962866||Jul 10, 2002||Nov 8, 2005||Micron Technology, Inc.||System-on-a-chip with multi-layered metallized through-hole interconnection|
|US6984886||Feb 24, 2004||Jan 10, 2006||Micron Technology, Inc.||System-on-a-chip with multi-layered metallized through-hole interconnection|
|US7271440||Aug 31, 2004||Sep 18, 2007||Micron Technology, Inc.||Method and apparatus for forming an integrated circuit electrode having a reduced contact area|
|US7273809||Aug 31, 2004||Sep 25, 2007||Micron Technology, Inc.||Method of fabricating a conductive path in a semiconductor device|
|US7294921||Oct 13, 2005||Nov 13, 2007||Micron Technology, Inc.||System-on-a-chip with multi-layered metallized through-hole interconnection|
|US7453082||Jul 27, 2006||Nov 18, 2008||Micron Technology, Inc.||Small electrode for a chalcogenide switching device and method for fabricating same|
|US7494922||Sep 25, 2007||Feb 24, 2009||Micron Technology, Inc.||Small electrode for phase change memories|
|US7504730||Dec 31, 2002||Mar 17, 2009||Micron Technology, Inc.||Memory elements|
|US7582561 *||Sep 1, 2005||Sep 1, 2009||Micron Technology, Inc.||Method of selectively depositing materials on a substrate using a supercritical fluid|
|US7687796||Sep 18, 2007||Mar 30, 2010||Micron Technology, Inc.||Method and apparatus for forming an integrated circuit electrode having a reduced contact area|
|US7687881||Jan 21, 2009||Mar 30, 2010||Micron Technology, Inc.||Small electrode for phase change memories|
|US7838416||Feb 24, 2010||Nov 23, 2010||Round Rock Research, Llc||Method of fabricating phase change memory cell|
|US7897517||Jul 31, 2009||Mar 1, 2011||Micron Technology, Inc.||Method of selectively depositing materials on a substrate using a supercritical fluid|
|US8017453||Mar 29, 2010||Sep 13, 2011||Round Rock Research, Llc||Method and apparatus for forming an integrated circuit electrode having a reduced contact area|
|US8043944||Aug 6, 2009||Oct 25, 2011||Micron Technology, Inc.||Process for enhancing solubility and reaction rates in supercritical fluids|
|US8076783||Feb 25, 2009||Dec 13, 2011||Round Rock Research, Llc||Memory devices having contact features|
|US8264061||Nov 2, 2010||Sep 11, 2012||Round Rock Research, Llc||Phase change memory cell and devices containing same|
|US8329595||Sep 28, 2011||Dec 11, 2012||Micron Technology, Inc.||Process for enhancing solubility and reaction rates in supercritical fluids|
|US8362625||Dec 12, 2011||Jan 29, 2013||Round Rock Research, Llc||Contact structure in a memory device|
|US8524610||Sep 11, 2012||Sep 3, 2013||Micron Technology, Inc.||Process for enhancing solubility and reaction rates in supercritical fluids|
|US8786101||Jan 28, 2013||Jul 22, 2014||Round Rock Research, Llc||Contact structure in a memory device|
|US20010001084 *||Dec 19, 2000||May 10, 2001||Micron Technology, Inc.||Novel zero insertion force sockets using negative thermal expansion materials|
|US20010002046 *||Dec 19, 2000||May 31, 2001||Reinberg Alan R.||Small electrode for a chalcogenide switching device and method for fabricating same|
|US20010055874 *||Jul 16, 2001||Dec 27, 2001||Fernando Gonzalez||Method for fabricating an array of ultra-small pores for chalcogenide memory cells|
|US20020179896 *||May 30, 2002||Dec 5, 2002||Harshfield Steven T.||Method and apparatus for forming an integrated circuit electrode having a reduced contact area|
|US20020185730 *||Jul 10, 2002||Dec 12, 2002||Ahn Kie Y.||System-on-a-chip with multi-layered metallized through-hole interconnection|
|US20030020150 *||Sep 19, 2002||Jan 30, 2003||International Business Machines Corporation||Compliant layer for encapsulated columns|
|US20040124503 *||Dec 31, 2002||Jul 1, 2004||Harshfield Steven T.||Memory elements and methods for making same|
|US20040161895 *||Feb 18, 2004||Aug 19, 2004||Fernando Gonzalez||Method for fabricating an array of ultra-small pores for chalcogenide memory cells|
|US20040164398 *||Feb 24, 2004||Aug 26, 2004||Ahn Kie Y.||System-on-a-chip with multi-layered metallized through-hole interconnection|
|US20050029587 *||Aug 31, 2004||Feb 10, 2005||Harshfield Steven T.||Method and apparatus for forming an integrated circuit electrode having a reduced contact area|
|US20050042862 *||Aug 31, 2004||Feb 24, 2005||Zahorik Russell C.||Small electrode for chalcogenide memories|
|US20060038279 *||Oct 13, 2005||Feb 23, 2006||Ahn Kie Y||System-on-a-chip with multi-layered metallized through-hole interconnection|
|US20060261380 *||Jul 27, 2006||Nov 23, 2006||Reinberg Alan R||Small electrode for a chalcogenide switching device and method for fabricating same|
|US20070049019 *||Sep 1, 2005||Mar 1, 2007||Wai Chien M||Method of selectively depositing materials on a substrate using a supercritical fluid|
|US20080017953 *||Dec 31, 2002||Jan 24, 2008||Harshfield Steven T||Memory elements and methods for making same|
|US20080048171 *||Sep 25, 2007||Feb 28, 2008||Micron Technology, Inc.||Small electrode for phase change memories|
|US20080055973 *||Oct 30, 2007||Mar 6, 2008||Micron Technology Inc.||Small Electrode for a Chacogenide Switching Device and Method for Fabricating Same|
|US20090152737 *||Feb 25, 2009||Jun 18, 2009||Micron Technology, Inc.||Memory devices having contact features|
|US20090291545 *||Aug 6, 2009||Nov 26, 2009||Micron Technology, Inc.||Process for enhancing solubility and reaction rates in supercritical fluids|
|US20090291556 *||Jul 31, 2009||Nov 26, 2009||Micron Technology, Inc.||Method of selectively depositing materials on a substrate using a supercritical fluid|
|US20100151665 *||Feb 24, 2010||Jun 17, 2010||Micron Technology, Inc||Small electrode for phase change memories|
|US20100184258 *||Mar 29, 2010||Jul 22, 2010||Round Rock Research Llc||Method and apparatus for forming an integrated circuit electrode having a reduced contact area|
|US20110042640 *||Nov 2, 2010||Feb 24, 2011||Round Rock Research, Llc||Method of fabricating phase change memory cell|
|USRE40842 *||Dec 9, 2004||Jul 14, 2009||Micron Technology, Inc.||Memory elements and methods for making same|
|U.S. Classification||174/253, 257/776, 257/506, 29/604|
|International Classification||H05K3/46, H01L27/00, H01F10/06|
|Cooperative Classification||H01F10/06, H05K3/4685, H01L27/00|
|European Classification||H01L27/00, H01F10/06, H05K3/46D|