|Publication number||US3812475 A|
|Publication date||May 21, 1974|
|Filing date||Dec 26, 1957|
|Priority date||Dec 26, 1957|
|Publication number||US 3812475 A, US 3812475A, US-A-3812475, US3812475 A, US3812475A|
|Inventors||C Christiansen, L Kanter, G Monroe|
|Export Citation||BiBTeX, EndNote, RefMan|
|Referenced by (21), Classifications (5)|
|External Links: USPTO, USPTO Assignment, Espacenet|
United States Patent Christiansen et a1.
1 May 21, 1974 1 1 DATA SYNCHRONIZER  Inventors: Carl L. Christiansen; Lawrence E.
Kanter, both of Poughkeepsie; George R. Monroe, Wappingers Falls. all of NY.
 Assignee: International Business Machines Corporation, New York. NY.
 Filed: Dec. 26. 1957  Appl. No: 705.447
 0.8. CI. 340/1725  Int. Cl. 60619/18  Field of Search 235/61 PB. 61 MS, 157. 235/165, 166. 167
 References Cited UNITED STATES PATENTS 3.029.414 4/1962 Schrimpl 340/1725 3.142.043 7/1964 Schrimpf 340/1725 3.231.865 1/1966 Wilenitz 340/1725 3.234.517 2/1966 Herold et a1 340/1725 3.283.308 11/1966 Klein et a1. 340/1725 3.334.333 8/1967 Gunderson et a1. 2.604.262 7/1952 Phelps et all. 2.636.672 4/1953 Hamilton et a1. 340/1725 X 2.679.638 5/1954 Bensky et a1. 340/1725 2.767.908 10/1956 Thomas 340/1725 2.796.218 6/1957 Toolill et a1. 340/1725 2.805.283 9/1957 Stiles 178/2 2.960.683 11/1960 Gregory et a1 340/1725 FOREIGN PATENTS 0R APPLICATIONS 1.099.467 3/1955 France 340/1725 749.836 6/1956 Great Britain 340/1725 OTHER PU BLlCATlONS E.R.A. 24-Digit Parallel Computer with Magnetic Drum Memory (PX29136)." Eng. Research Assoc.
Inc. St. Paul. Minn.. 1949. pp. 4. 5. 7-22. 27-36.
Primary liraminerRaulfe B. Zache Attorney. Agent. or Firm-Hanifin & Jancin ABSTRACT A data processing system in which a plurality of data channels control the simultaneous exchange of data between many input/output devices. and a common shared storage. The channels automatically extract control instructions from storage and interpret them to independently carry out data transfers.
Each data channel is initialized by the central processing unit (CPU) which causes a control word to be transferred from storage to the data channel where it is stored. The data channel utilizes the control word to start an input/output operation. The input/output operation is continued automatically by the channel which has means for retrieving subsequent control words from storage independent of the CPU. Data transfers between a data channel and the storage over a common storage bus are performed by a cycle stealing" capability wherein execution of the CPU program may be delayed for one storage cycle. which cycle is utilized by the channel to store a word of data in the storage. Competing requests among data channels and the CPU are resolved by a priority circuit which grants storage access to the highest priority channel demanding access. The CPU is given the lowest priority.
Since the channels direct the flow of information between [/0 devices and main storage, they relieve the CPU of the task of communicating directly with the devices and permit data processing to proceed concurrently with 1/0 operations.
91 Claims. 506 Drawing Figures 10 1C is tat it time PATENTEBIAX 21 mm 38 121475 sum 01 or 409 FPUNCHED CARD CARD PRINTER READER PUNCH TAPE CHANNEL CONTROL A 4.20-1
UNIT ao-1A 1.20-1A CHANNEL CONSOLE 1 H T 1.ZQB-1 DATA TU TU TU TU SYNCHRONIZER 1 1l52-1A 1fi2-4A 152-5A 1.52M CENTRAL PROCESSING L1-10 REAL TIME DEVICE 154- MAGNETIC coRE STORAGE 1.12 TAPE co N T oL 'I 1' 1 TO PR|N TER MAGNETIC was DRUM TU TU TU TU L 130-2 STORAGE 132-151 152-48 152-58 CHANNEL T0 TCU C C 1.20-2 TOR LTIMEDEVICE EA 2 cHAgNEL FIG 1 .To TCU/ DATA SYNCHRONIZER 2 mPRmTERq' TCU CHAENEL mvmons MEAL 120-35 CARL L. cnmsnmseu TIME DEVICE w CHANNEL LAWRENCE E KANTER F 420-5 GEORGE R. MONROE l J 1.ZO-3F Mm BY W 21,.
SYNCHRONIZER a ATTORNEY PAIENTEDRAYZWM 3,812,475
SHEET 0311f 409 3 2 3m 2% E was .58 8 8 a 5 +25 5 mo 2 Ea :8 22 SE8 2% 3 21 2 2 2 3 5x wmm mw mOPm no 58 $58 ESQ PAIENTEUHAYZI 1914 saw on or 409 cm is Q PATENTEU m2] m4 m 05 UP 409 E is a:
Bin :3 2s 2s h lf I. l 3 zfim 2w 3 s2: 2 2m 2 a; 25 as me E! EE to 8 2 5 23 QQQ 20 2 PATENTEBHAYZ] \974 SHKU 06 D? 409 w n N m Ff W m m hf i E NZ PAIim nmzmm sum 10 or 409 a w u w. a; t
nwwmmo 0 w m
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US4571674 *||Sep 27, 1982||Feb 18, 1986||International Business Machines Corporation||Peripheral storage system having multiple data transfer rates|
|US4771378 *||Jun 19, 1984||Sep 13, 1988||Cray Research, Inc.||Electrical interface system|
|US4807121 *||Jun 10, 1988||Feb 21, 1989||Cray Research, Inc.||Peripheral interface system|
|US4817037 *||Feb 13, 1987||Mar 28, 1989||International Business Machines Corporation||Data processing system with overlap bus cycle operations|
|US5448699 *||Aug 16, 1993||Sep 5, 1995||Compaq Computer Corp.||Apparatus with leading edge delay circuit for selectively sending a delayed substitute version of a signal transmitted between an expansion card and a system bus|
|US5796979 *||Oct 16, 1996||Aug 18, 1998||International Business Machines Corporation||Data processing system having demand based write through cache with enforced ordering|
|US7076578||Dec 22, 2003||Jul 11, 2006||Intel Corporation||Race free data transfer algorithm using hardware based polling|
|US7412608 *||Nov 22, 2002||Aug 12, 2008||Infineon Technologies Ag||Secure data processing unit, and an associated method|
|US7710681 *||Jun 6, 2007||May 4, 2010||International Business Machines Corporation||Optimizing tape speed for a sync operation|
|US7808905 *||Sep 25, 2002||Oct 5, 2010||Panasonic Corporation||Transmission method, sending device and receiving device|
|US8706262 *||Feb 17, 2012||Apr 22, 2014||Omron Corporation||CPU unit of PLC, system program for PLC, and recording medium storing system program for PLC|
|US8745346 *||Mar 18, 2008||Jun 3, 2014||Microsoft Corporation||Time managed read and write access to a data storage device|
|US9032377 *||Jun 2, 2013||May 12, 2015||Rocketick Technologies Ltd.||Efficient parallel computation of dependency problems|
|US9087166||Apr 28, 2014||Jul 21, 2015||Rocketick Technologies Ltd.||Simulation using parallel processors|
|US9128748||Apr 12, 2011||Sep 8, 2015||Rocketick Technologies Ltd.||Parallel simulation using multiple co-simulators|
|US20050007957 *||Sep 25, 2002||Jan 13, 2005||Susumu Ibaraki||Transmission method, sending device and receiving device|
|US20050138134 *||Dec 22, 2003||Jun 23, 2005||David I. Poisner||Race free data transfer algorithm using hardware based polling|
|US20060242335 *||Jun 22, 2006||Oct 26, 2006||Poisner David I||Race free data transfer algorithm using hardware based polling|
|US20120239172 *||Feb 17, 2012||Sep 20, 2012||Omron Corporation||Cpu unit of plc, system program for plc, and recording medium storing system program for plc|
|US20130263100 *||Jun 2, 2013||Oct 3, 2013||Rocketick Technologies Ltd.||Efficient parallel computation of dependency problems|
|EP0706134A2||Sep 22, 1995||Apr 10, 1996||International Business Machines Corporation||Data processing system having demand based write through cache with enforced ordering|
|U.S. Classification||710/7, 710/20|