|Publication number||US3830668 A|
|Publication date||Aug 20, 1974|
|Filing date||Jul 19, 1971|
|Priority date||Jun 12, 1970|
|Also published as||DE2135143A1|
|Publication number||US 3830668 A, US 3830668A, US-A-3830668, US3830668 A, US3830668A|
|Inventors||G Dearnaley, R Nelson|
|Original Assignee||Atomic Energy Authority Uk|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (7), Non-Patent Citations (1), Referenced by (15), Classifications (27), Legal Events (1)|
|External Links: USPTO, USPTO Assignment, Espacenet|
United States Patent [1 1 Dearnaley et al.
[ Aug. 20, 1974 FORMATION OF ELECTRICALLY INSULATING LAYERS IN SEMI-CONDUCTING MATERIALS  Assignee: United Kingdom Atomic Energy Authority, London, England 221 Filed: July 19,1971
211 Appl. No.: 163,713
Brack l48/l .5
3,663,308 5/1972 Davey 148/1.5
3,666,548 5/1972 Brack et al. 148/15 3,707,765 l/l973 Coleman 148/].5
OTHER PUBLICATIONS Solid-State Electronics, Pergamon Press 1969, Vol. 12, pp. 2092l'4.
Primary ExaminerL. Dewayne Rutledge Assistant Examiner-J. M. Davis Attorney, Agent, or Firm--Larson, Taylor & Hinds  ABSTRACT 52] US. Cl. 148/15, 317/235 A method of forming an insulating layer within a Semi- 51] Int. Cl. ..110117/54 conductor material y subjecting the material to ion 58] Field of Search; 148/l.5 bombardment so as to release p y atoms from substitutional sites within the lattice, and heat treating  References it d the material-to cause the impurity atoms to precipitate UNITED STATES PATENTS in the form of an electrically insulating layer in the regions where they were released from their substitu-' 3,457,632 7/1969 Dolan et al. l48/1.5 tional Sites 3,515,956 6/1970 Martin et al. t. 148/].5 3,586,542 6/1971 MacRae 148/15 7 Claims, 6 Drawing Figures /0/V [L/EZTfO/V H547 EUMBAADMf/YT BOMB/IFDME/Y7 TEE/l 77145 N T 1 FORMATION OF ELECTRICALLY INSULATING LAYERS IN SEMI-CONDUCTING MATERIALS The invention relates to the formation of electrically insulating layers in semiconducting materials.
A problem in the manufacture of semiconductor devices is the isolation of transistors, etc., from the substrate semiconductor in, for example, the manufacture of microelectronic devices.
One solution to this problem is to use a base substrate 'of high resistivity or insulating material such as, for example, sapphire, and to form a thin surface layer of the semiconductor material, for example appropriately doped silicon, grown epitaxially onto the base substrate.
Another, more common, solution to the problem of isolation has been to use epitaxial silicon deposited on silicon of the opposite conductivity type, and to achieve electrical isolation by the depletion layer of a reverse biassed p-n junction. This method is somewhat expensive, cannot be defined in area, and is very expensive in other semiconductors. There are some materials in which it may be quite impracticable, e.g. in lI-VI compounds, which in most cases do not form both conductivity types.
According to the present invention, there is provided a method of manufacturing a semiconducting material example and with reference to the accompanying drawings in which:
FIG. 1 is a diagrammatic cross-sectional representation of a known arrangement for providing isolation between a plurality of devices on a single chip,
FIGS. 2 to 5 are diagrammatic cross-sectional representations of a substrate of semiconducting material at various stages inthe example of method embodying the present invention, and
FIG. 6 represents schematically the method steps involved.
FIG. 1 shows diagrammatically a plurality of devices 11 which involve,for example, fonnation of n-type regions in a layer 12 of p-type silicon. It would be most convenient if this layer of p-type silicon could be provided by a self-supporting substrate block of the p-type silicon. However, with such an arrangement, the several devices 11 would not be adequately electrically isolated from one another because of the conductivity the desired deviceapplication say p-type, is manuwith an electrically insulating layer therein, comprising the operations of forming the semiconducting material with impurity atoms occupying substitutional sites in the crystal lattice of the semiconductor, the impurity atoms being such as are capable if released from their substitutional sites of forming an electrically insulating material, subjecting the semiconductor material to bombardment with ions, the ion type and energy being selected so as to create at the desired location for the said insulating layer a region of radiation damage in the semiconductor material and to release impurity atoms from their substitutional sites, and heat treating the semiconductor material so that the released impurity atoms precipitate in the form of the electrically insulating material in the region of radiation damage.
Preferably, the ions used for the bombardment comprise light ions, such as protons, helium ions, or possibly carbon ions, and preferably the semiconductor ma terial is additionally subjected to electron irradiation, either simultaneously with, or subsequently to, the ion bombardment.
The method is particularly suitable for forming a buried insulating layer in a silicon semiconductor. In this case, conveniently the impurity atoms comprise carbon atoms. During the heat treatment the carbon atoms precipitate in the form of silicon carbide concentrated in the region of radiation damage. Thus an electrically insulating layer of silicon carbide can be formed in a silicon semiconductor substrate at a distance below the surface determined by the energy of the'bombarding ions.
The invention includes a semiconducting material made by the aforesaid method. Specifically, such a semiconducting material would comprise a semiconducting substrate material formed with impurity atoms therein and a layer, buried within the crystal structure, of electrically insulating material comprising a precipitate of the impurity.
A specific method and semiconducting material embodying the invention will now be described by way of of the p-type silicon.
The solution indicated in FIG. 1 is that-of growing a thin layer of the p-type silicon 12 epitaxially upon an electrically insulating sapphire substrate.
FIGS. 2 to 6 illustrate the method and structure of the example embodying the present invention. In this example, a block 13 of silicon, appropriately doped-for factured in such a way that it contains a comparatively high concentration of impurity carbon atoms-occupying substitutional sites within the crystal lattice. The carbon concentration should be of the order of, or somewhat greater than, 10 atoms per cc. It is also important that the oxygen content'shouldbe low. That is,
the material should desirably be float-zoned material. This is because carbon interstitials released by irradiation tend to form a complex with oxygen. This would impede migration of carbon interstitials to the radiation damaged region (see following description, in particular'that referring to FIG. 4).
The block 13 is then subject to bombardment by a beam of protons as indicated by the arrows 14. The protons create radiation damage in the substrate block 13 and this is concentrated at the ends of the proton paths within the block. There is thus formed a layer of radiation damage below the surface of the block 13. This layer is indicated at 15.
The proton irradiation will also release certain of the carbon impurity atoms from their substitutional sites within the silicon block 13. The released impurity carbon atoms are indicated by the dots 16 in the drawings.
It will be appreciated that the depth at which the protons. Because the protons are light ions, the energy required to produce a layer 15 at a depth satisfactory for device application is not very high and may be, for example, of the order of -500 KeV. It will also be appreciated that other light ions may be employed for the bombardment. For example, one may use helium ions or possibly carbon ions, or it might even be satisfactory to use oxygen ions. However, the heavier the ion, the more the radiation damage caused between the surface and the end of the ions path. Also, for heavier ions, a higher energy is required to secure the same depth of penetration. It should be noted that, where carbon ions are employed for the bombardment, their significant action is to create the damage to which impurity carbon atoms released from substitutional sites within the lattice may migrate. Although bombardment with carbon ions will, of itself, provide additional carbon atoms for precipitation at the damaged region, this contribution of the bombarding ions is insignificant, a very large implantation dose being necessary before any significant concentration of carbon atoms could be built up.
After a satisfactory layer 15 of radiation damage has been achieved by the proton irradiation, the block 13 is subjected to irradiation with low energy electrons as indicated by arrows 17 in FIG. 3. The significance of this step is that the difference in atomic mass of the impurity carbon and the silicon permits selection of the electron beam energy such that carbon impurity atoms are released from their substitutional sites in the lattice but little radiation damage to the silicon lattice structure is effected. Thus, a larger number of carbon atoms can be made available for subsequent precipitation in the damaged region without unduly extending the desired width of the damaged layer.
The treated block 13 is then annealed. It is believed an annealing temperature of around 800l,OOOC will be appropriate, although a somewhat higher temperature may be necessary for securing adequate formation of a silicon carbide precipitate.
The annealing step is illustrated by FIG. 4, in which carbon atoms 16 released by the irradiation steps illustrated in FIGS. 2 and 3 will migrate and eventually precipitate in the region of the radiation damaged layer 15. The migration of the carbon atoms is illustrated diagrammatically by the arrows.
FIG. 5 illustrates the resultant structure in which carbon atoms have precipitated in a silicon carbide rich phase of low conductivity in a layer corresponding to the layer of radiation damage. The existence of a phase boundary also introduces considerable electron and hole scattering so that conductivity across the boundary is further reduced.
In this way, a layer 18 (FIG. 5) of p-type silicon is formed in, but isolated from, the substrate block 13 under clean high-vacuum conditions throughout the whole manufacturing operation. The need for vapour (or liquid) phase epitaxy is avoided and, furthermore,
by providing masking during the ion irradiation steps, the layer can be formed in a predetermined pattern.
The invention is not restricted to the details of the foregoing example. For instance, the electron bombardment need not necessarily be carried out as a separate step but may be carried out simultaneously with the ion bombardment. The technique may be applied to other semiconductor materials, for example germanium or gallium arsenide. In that case, however, success of the technique would depend upon selection of a satisfactory impurity. The precise temperature range for the annealing step will have to be chosen according to the particular nature of the semiconducting material. In general, the temperature adopted will be the minimum necessary to allow the displaced impurity atoms to precipitate out and to anneal the radiation damage.
1. A method of manufacturing a semiconducting material with an electrically insulating layer therein, which method comprises incorporating impurity atoms in the semiconducting material during the crystal growth thereof, whereby the impurity atoms occupy substitutional sites in the crystal lattice of the semiconductor, the said impurity comprising an element selected from the group consisting of elements, which, when released from the substitutionalsites, is electrically insulating or combines with the semiconductor to form an electrically insulating material, subjecting the grown crystal of semiconductor material to bombardment with ions, the ion type and energy being selected so as to create at the desired location for the said insulating layer a region of radiation damage in the semiconductor material and to release impurity atoms from their substitutional sites, and heat treating the semiconductor material so that the released impurity atoms precipitate in the form of the electrically insulating material in the region of radiation damage.
2. A method according to claim 1 wherein the ions are selected from the group consisting of protons, helium ions and carbon ions.
3. A method according to claim 1 including the operation of subjecting the semiconductor material to electron irradiation simultaneously with the ion bombardment.
4. A method according to claim 1 including the operation of subjecting the semiconductor material to electron irradiation subsequently to the ion bombardment and before heat treatment.
5. A method of manufacturing a body of silicon having an insulating layer buried within the body comprising the operations of incorporating carbon atoms in a region of the body of silicon during crystal growth thereof whereby the carbon atoms occupy substitutional sites in the crystal lattice of the silicon, bombarding the body with protons so as to release a proportion of the carbon atoms from their substitutional sites in the crystal lattice, and heating the body to a temperature sufficient to cause carbon atoms to leave the sustitutional sites and precipitate to form a region of silicon carbide of low conductivity within the body.
6. A semiconducting material comprising a body of semiconductor material having impurity atoms occupying substitutional sites distributed throughout the crystal lattice and, buried within the crystal lattice of the body, a layer of insulating material consisting of a precipitate of the impurity material.
7 A semiconducting material comprising a body of semiconductor material having impurity atoms occupying substitutional sites in the crystal lattice and, buried within the crystal lattice of the body, a layer of insulatf ing material consisting of a precipitate of the impurity material, said semiconducting material having been produced by the method claimed in claim 1.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3457632 *||Oct 7, 1966||Jul 29, 1969||Us Air Force||Process for implanting buried layers in semiconductor devices|
|US3515956 *||Oct 16, 1967||Jun 2, 1970||Ion Physics Corp||High-voltage semiconductor device having a guard ring containing substitutionally active ions in interstitial positions|
|US3586542 *||Nov 22, 1968||Jun 22, 1971||Bell Telephone Labor Inc||Semiconductor junction devices|
|US3622382 *||May 5, 1969||Nov 23, 1971||Ibm||Semiconductor isolation structure and method of producing|
|US3663308 *||Nov 5, 1970||May 16, 1972||Us Navy||Method of making ion implanted dielectric enclosures|
|US3666548 *||Jan 6, 1970||May 30, 1972||Ibm||Monocrystalline semiconductor body having dielectrically isolated regions and method of forming|
|US3707765 *||Nov 19, 1970||Jan 2, 1973||Motorola Inc||Method of making isolated semiconductor devices|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US4042419 *||Jul 23, 1976||Aug 16, 1977||Wacker-Chemitronic Gesellschaft Fur Elektronik-Grundstoffe Mbh||Process for the removal of specific crystal structure defects from semiconductor discs and the product thereof|
|US4391651 *||Oct 15, 1981||Jul 5, 1983||The United States Of America As Represented By The Secretary Of The Navy||Method of forming a hyperabrupt interface in a GaAs substrate|
|US4490182 *||Sep 14, 1981||Dec 25, 1984||Itt Industries, Inc.||Semiconductor processing technique for oxygen doping of silicon|
|US4837172 *||Jul 15, 1987||Jun 6, 1989||Matsushita Electric Industrial Co., Ltd.||Method for removing impurities existing in semiconductor substrate|
|US5207863 *||Apr 4, 1991||May 4, 1993||Canon Kabushiki Kaisha||Crystal growth method and crystalline article obtained by said method|
|US6429129||Jun 16, 2000||Aug 6, 2002||Chartered Semiconductor Manufacturing Ltd.||Method of using silicon rich carbide as a barrier material for fluorinated materials|
|US6730591||Jul 1, 2002||May 4, 2004||Chartered Semiconductor Manufactoring Ltd.||Method of using silicon rich carbide as a barrier material for fluorinated materials|
|US7476594||Mar 30, 2005||Jan 13, 2009||Cree, Inc.||Methods of fabricating silicon nitride regions in silicon carbide and resulting structures|
|US9054035 *||Oct 18, 2013||Jun 9, 2015||Infineon Technologies Ag||Increasing the doping efficiency during proton irradiation|
|US9536740 *||May 4, 2015||Jan 3, 2017||Infineon Technologies Ag||Increasing the doping efficiency during proton irradiation|
|US20050217510 *||Mar 30, 2005||Oct 6, 2005||Cnh America Llc||Cotton module program control using yield monitor signal|
|US20060226482 *||Mar 30, 2005||Oct 12, 2006||Suvorov Alexander V||Methods of fabricating silicon nitride regions in silicon carbide and resulting structures|
|US20140151858 *||Oct 18, 2013||Jun 5, 2014||Infineon Technologies Ag||Increasing the doping efficiency during proton irradiation|
|US20150235853 *||May 4, 2015||Aug 20, 2015||Infineon Technologies Ag||Increasing the doping efficiency during proton irradiation|
|DE3839210A1 *||Nov 19, 1988||May 23, 1990||Asea Brown Boveri||Verfahren zum axialen einstellen der traegerlebensdauer|
|U.S. Classification||438/480, 257/E21.266, 438/766, 438/931, 257/E21.563, 257/617, 257/E21.54, 438/509|
|International Classification||H01L21/00, H01L27/00, H01L21/762, H01L21/314, H01L23/29, H01L21/76|
|Cooperative Classification||H01L21/00, H01L21/314, H01L27/00, Y10S438/931, H01L21/76, H01L21/76243, H01L23/29|
|European Classification||H01L27/00, H01L21/00, H01L23/29, H01L21/762D2, H01L21/76, H01L21/314|
|Dec 14, 1980||AS02||Assignment of assignor's interest|
Owner name: DALAMANGAS CHRIS A.
Effective date: 19800930
Owner name: PICCIRILLO THOMAS P.
Effective date: 19801105
Owner name: TECHNICAL WIRE PRODUCTS, INC., 129 DERMODY ST. CRA
Effective date: 19800930