Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS4123565 A
Publication typeGrant
Application numberUS 05/748,897
Publication dateOct 31, 1978
Filing dateDec 9, 1976
Priority dateDec 10, 1975
Publication number05748897, 748897, US 4123565 A, US 4123565A, US-A-4123565, US4123565 A, US4123565A
InventorsYasusuke Sumitomo, Yoshie Ohashi
Original AssigneeTokyo Shibaura Electric Co., Ltd.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Method of manufacturing semiconductor devices
US 4123565 A
Abstract
A semiconductor device comprises a semiconductor substrate, an insulating layer formed on one surface of the semiconductor substrate, a wiring layer formed on at least a portion of that area of the semiconductor substrate where no insulating layer is formed and having substantially the same thickness as that of the insulating layer, an insulating film formed flat on the insulating layer and wiring layer in a manner that it occupies grooves between the insulating layer and the wiring layer, an intermediate insulating layer formed on the insulating film, and another wiring layer formed on the intermediate insulating layer. The semiconductor device has a rupture-free multi-layer structure which exhibits an excellent electrical property.
Images(1)
Previous page
Next page
Claims(6)
What we claim is:
1. A method for manufacturing a semiconductor device, comprising the steps of: (a) forming a first insulating layer and a first wiring layer on one surface of a semiconductor substrate, said first wiring layer being formed on at least a portion of the one surface of the semiconductor substrate where the first insulating layer is not formed and having substantially the same thickness as that of the first insulating layer; (b) forming an insulating film flat on the first insulating and wiring layers by coating and then burning a liquid insulating material on the first insulating and wiring layers so that the liquid material occupies grooves between the first insulating and wiring layers; (c) forming an intermediate insulating layer on the insulating film; and (d) forming a second wiring layer on the intermediate insulating layer.
2. A method according to claim 1 in which said insulating film is a silica film and said liquid insulating material is liquid containing silica particles.
3. A method according to claim 2 in which said silica film has a thickness of 1000 to 1500A.
4. A method for manufacturing a semiconductor device, comprising the steps of (a) forming a first insulating layer and a first wiring layer on one surface of a semiconductor substrate, said first wiring layer being formed on at least a portion of the one surface of the semiconductor substrate where the first insulating layer is not formed and having substantially the same thickness as that of the first insulating layer; (b) forming an insulating film flat on the first wiring and insulating layers by coating and then burning a liquid insulating material on the first insulating and wiring layers so that the liquid material occupies grooves between the first insulating and wiring layer; (c) forming an intermediate insulating layer on the insulating film; (d) forming on the intermediate insulating layer at least one layer structure comprising an insulating layer, wiring layer, an insulating film and an intermediate insulating layer as formed above in steps (a), (b), and (c); and (e) forming another wiring layer on said at least one layer structure.
5. A method according to claim 4, in which the insulating film is a silica film and the liquid insulating material is liquid containing silica particles.
6. A method according to claim 5, in which the silica film has a thickness of 1000 to 1500A.
Description

This invention relates to a semiconductor device and a method for manufacturing the same, and in particular an improvement in the multi-layer wiring structure of a semiconductor device.

In a semiconductor integrated circuit, for example, wiring is formed in a predetermined pattern on a layer to make an intervoltage connection. With a high integration of the integrated circuit a multi-layer wiring structure has been widely used in which such wiring layers are superposed multiply one upon another. The multi-layer wiring structure is provided by multiply superposing a plurality of wiring layers one upon another through an electrically insulating layer. If in this case any stepped portions or projections are provided on the wiring layer a multi-layer structure is complicated, making it difficult to fabricate an integrated circuit and impairing the electrical property of the integrated circuit. This will be explained by referring to FIGS. 1a to 1c.

As shown in FIG. 1a aluminum is evaporated on one surface of a substrate 1 and photoetching is effected on the Al layer to provide first wiring layers 2, 2' of predetermined pattern. In FIGS. 1a to 1c a detail of the cross-section of the substrate is omitted for simplicity.

In actual practice, however, electrode areas are formed on one surface of a silicon substrate, a SiO2 film is coated on the resultant structure and holes are provided in the SiO2 film to make an electrical connection with the electrode areas.

Then, a SiO2 insulating layer 3 is coated by a CVD (Chemical Vapor Deposition) method on the wiring layers 2, 2' and substrate 1 as shown in FIG. 1b. Aluminum is evaporated onto the resultant SiO2 insulating layer 3 and photoetching is effected on the Al layer to provide a second wiring layer 4 of predetermined pattern as shown in FIG. 1c. As will be evident from FIG. 1c, the second wiring layer 4 lies astride of that stepped portion of the SiO2 layer 3 which results from the formation of the first wiring layer 2 and, for this reason, the second wiring layer 4 is difficult to provide on the stepped portion of the SiO2 layer 3. As a result, the second wiring layer 4 opens, or is made extremely thinner, in a position where the stepped portion of the SiO2 layer 3 is formed, adversely affecting the reliability of the resultant semiconductor device. When PSG (Phosphor Silicate Glass) is used as an electrically insulating layer, a "sticking effect" is liable to occur at the shoulder of the stepped portion of the electrically insulating layer 3. When the "sticking effect" so occurs, an etching solution flows around the base of the stepped portion of the electrically insulating layer 3, causing a defective area 5 to be formed at the base of the stepped portion of the electrically insulating layer 3 as shown in FIG. 1c'.

In order to prevent such a drawback means is taken to make the stepped portion of the first wiring layer and first electrically insulating layer inclined. However, such a means has proved unsuitable for mass production due to its poor reproduction. A wide pattern spacing is required also, thus providing a bar to miniaturization and high integration of the integrated circuit. Furthermore, such means is not applicable to third and fourth wiring layers due to the presence of the stepped portion.

To avoid such a drawback a first insulating layer can be formed substantially flush with the first wiring layer so that no stepped portion is formed. Such first insulating and wiring layers can be formed, for example, by a lift off method as will later be described. Where a second electrically insulating layer is coated by the CVD method onto the first insulating and wiring layers which are formed by the lift off method, a different vapor growth speed is involved between the first wiring layer and the first electrically insulating layer. As a result, an opening or rupture of the subsequent wiring layer is liable to occur and the reliability of the resultant semiconductor device is lowered. Furthermore, the semiconductor device is manufactured in poor yield. There is a chance that grooves or voids will be formed between the first wiring and electrically insulating layers. If in this case a second insulating layer is coated thereon, a stepped portion is created and the resultant semiconductor device suffers from the above-mentioned drawbacks.

An object of this invention provides a semiconductor device of multi-layer wiring structure which has wiring layers of predetermined thickness, has no stepped portion as formed at the intersection of wiring layers and exhibits an excellent insulating property between the wiring layers.

Another object of this invention is to provide a method for manufacturing the above mentioned semiconductor device.

Accordng to one aspect of this invention there is provided a semiconductor device comprising a semiconductor substrate, an insulating layer formed on one surface of the semiconductor substrate, a wiring layer formed on at least a portion of that area of the semiconductor substrate where no insulating layer is formed and having substantially the same thickness as that of the insulating layer, an insulating film formed flat on the insulating layer and wiring layer in a manner that it occupies grooves between the insulating layer and the wiring layer, an intermediate insulating layer formed on the insulating film, and another wiring layer formed on the intermediate insulating layer.

According to another aspect of this invention there is provided a semiconductor device comprising a semiconductor substrate; an insulating layer formed on one surface of the semiconductor substrate; a wiring layer formed on at least a portion of that area of the semiconductor substrate where no insulating layer is formed and having substantially the same thickness as that of the insulating layer; an insulating film formed flat on the insulating layer and wiring layer in a manner that it occupies grooves between the insulating layer and the wiring layer, an intermediate insulating layer formed on the insulating film; at least one layer structure formed on the intermediate insulating layer and comprising an insulating layer, a wiring layer, an insulating film and an intermediate insulating layer as formed as mentioned above; and another wiring layer formed on the layer structure.

In another aspect of this invention there is provided a method for manufacturing a semiconductor device, comprising the steps of forming an insulating layer and wiring layer on one surface of a semiconductor substrate, said wiring layer being formed on at least a portion of that area of the insulating layer where no insulating layer is formed and having substantially the same thickness as that of the insulating layer; forming an insulating film flat on the insulating layer and wiring layer in a manner that it occupies grooves between the insulating layer and the wiring layer; forming an intermediate insulating layer on the insulating film; and forming another wiring layer on the intermediate insulating layer.

In another aspect of this invention there is provided a method for manufacturing a semiconductor device, comprising the steps of forming an insulating layer and wiring layer on one surface of a semiconductor substrate; forming an insulating film flat on the insulating layer and wiring layer in a manner that it occupies grooves between the insulating layer and the wiring layer; forming an intermediate insulating layer on the insulating film; forming on the intermediate insulating layer at least one layer structure comprising an insulating layer, a wiring layer, an insulating film and an intermediate layer as formed as mentioned above; and forming another wiring layer on the layer structure.

This invention will be further described by way of example by referring to the accompanying drawings in which:

FIGS. 1a to 1c ' are cross-sectional views for explaining the steps for manufacturing a conventional semiconductor device;

FIG. 2 is a cross-sectional view showing a semiconductor device according to the embodiment of this invention; and

FIGS. 3a to 3f are cross-sectional views for explaining the steps of manufacturing the semiconductor device of FIG. 2.

This invention is characterized in that in a multi-layer wiring structure of a semiconductor device a substantially even insulating film is formed on a wiring layer and an insulating layer formed flush with the wiring layer. The semiconductor device comprising a two-layer wiring structure will be explained below.

In FIG. 2, electrode areas, an insulating layer convering the electrode areas and openings through which the electrode areas are connected are formed on one surface of a substrate 1, but they are omitted for brevity. On the surface of the substrate 1 are formed first wiring layers 12 and a first insulating layer 13 which is formed substantially flush with the first wiring layers 12 in a manner that the first wiring layers 12 are embedded in the first insulating layer 13. A substantially even insulating film 14 is formed on the first wiring layers 12 and first insulating layer 13 in a manner that grooves between the first wiring layers 12 and the first insulating layer 13 are filled with insulating material of layer 14. A second insulating layer 15 is formed on the insulating film 14 and a second wiring layer 16 is formed on the second insulating layer 15. The second wiring layer 16 is usually connected to the first wiring layers 12, but such a connection is not necessary. In the above-mentioned semiconductor device, the insulating layer 13 having substantially the same thickness as that of the wiring layers 12 is formed between the wiring layers 12. Such a semiconductor device can be manufactured by a lift off method.

A method for manufacturing a semiconductor device according to one embodiment of this invention will be explained below with further reference to FIGS. 3a to 3f.

An about 1μ thick SiO2 insulating layer 13 is formed by the CVD method on one surface of a semiconductor substrate, for example, a silicon substrate 1 as shown in FIG. 3a. It is to be noted that electrode areas, SiO2 layer covering the electrode area and openings through which the electrode areas are connected are formed on the surface of the semiconductor substrate, but they are omitted for brevity. A resist layer 21 is formed on the SiO2 layer 13 and the SiO2 layer 13 is etched by an etching solution such as NH4 F with the resist layer 21 as a mask in order to form a subsequent wiring layer (FIG. 3b). The formation of the resist layer 21 is effected using Negaresist OMR-83 (trade name, manufactured by TOKYO OKA K.K.) and an excellent result is obtained. Etching of the SiO2 layer 13 proceeds first from that portion of the SiO2 layer which contacts the resist layer 21, leaving a V-shaped groove. The resist layer 21 overhangs the V-shaped groove in an eaveslike fashion. The overhanging structure plays an important part in using the lift off method. Then, for example, aluminium is evaporated in thickness of 1μ on the resultant semiconductor structure to form first wiring layers 12 (FIG. 3c). The first wiring layer 12 opens or is broken (FIG. 3c) due to the overhanging structure of the resist layer next, the resist layer 21 is removed together with that portion of the wiring layer 12 on the resist layer using a resist layer stripping agent (FIG. 3d). As a result, the remaining wiring layer 12 is formed substantially flush with the insulating layer 13. That is, the wiring layer 12 is embedded in the insulating layer 13. A clearance or groove of 1 to 1.5μ is left between the wiring layer 12 and the insulating layer 13.

Then, liquid insulating material is coated on the resultant structure. As the liquid insulating material, use may be made of liquid silica. As the liquid silica, OCD (trade name, manufactured by TOKYO OKA K.K. ) bearing 5.9% of SiO2 may be used. A spinner method is used as a method for coating the liquid silica. Coating is effected by the spinner method at 4200rpm and the coated structure is burnt at 220 C. in air for 10 minutes. The coating and burning processes are carried out once more. As a result, a silica film 14 having a thickness of preferably 1000 to 1500A is formed as shown in FIG. 3e. For a thickness below 1000A the silica does not completely fill the groove between the wiring layer 12 and the insulating layer 13 and for a thickness above 1500A the resulting silica film is liable to crack. The preferred coating thickness is effected to prevent a possible crack and to fill the groove between the wiring layer 12 and the insulating layer 13 with silica. As a result, a maximum height difference between that area of the silica film below which the groove is provided and the other area of the silica film is below 2000A. Then, an intermediate insulating layer 15 is formed on the silica film 14 as shown in FIG. 3f. As the intermediate insulating layer, PSG is preferred and its thickness is preferably of the order of 1μ. the intermediate insulating layer 15 is etched to provides holes through which the first wiring layer is electrically connect to the next wiring layer. Where three or more wiring layers are provided, the corresponding wiring layers are formed by the lift off method.

Then, a second wiring layer 16 is formed by a usual method. That is, aluminum is evaporated in thickness of about 1.5μ on the intermediate layer 15 and photoetching is effected on the Al layer to form the second wiring layer 16 of a predetermined pattern (FIG. 3f). In this way, the two-layer wiring structure is obtained.

According to this invention, the formation of the wiring layer is preferrably effected by the lift off method. That is, since the wiring layer opens due to the overhanging structure of the resist layer, a resist stripping agent reaches easily to the resist layer. As a reslt, the resist layer is removed perfactly. Since the liquid insulating material such as liquid silica is coated on the wiring layer and the insulating layer, the groove between the wiring layer and the insulating layer is completely filled, thereby improving an evenness of the surface. For this reason, the wiring layer is easily provided in a predetermined thickness and it is possible to provide a good insulation between the wiring layers. It is to be noted that, since according to this invention the insulating film such as the silica film is formed on the wiring layer and the insulating layer and the intermediate insulating layer is formed by the CVD method on the insulating film, it is possible to prevent the vapor growth from occurring at a different speed as encountered when no silica film is formed on the ground, i.e., on the metal wiring layer and the insulating layer such as the SiO2 layer. It is also possible to prevent occurrence of a "hillock" which might otherwise occur when the Al wiring layer covered with the insulating film is subjected to a heat treatment.

The multi-layer wiring structure of this invention has the above-mentioned advantages and it provides, if applied to the integrated circuit, a fine and accurate wiring pattern.

As the semiconductor substrate, use may be made of a ceramics substrate, etc. In this case, a material commensurate with that of the substrate is used as the intermediate insulating material.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US3212921 *Sep 29, 1961Oct 19, 1965IbmMethod of forming a glass film on an object and the product produced thereby
US3212929 *Mar 22, 1962Oct 19, 1965IbmMethod of forming a glass film on an object
US3406041 *Mar 8, 1965Oct 15, 1968IbmMethod and apparatus for depositing particles onto an object
US3632434 *Jan 21, 1969Jan 4, 1972Jerald L HutsonProcess for glass passivating silicon semiconductor junctions
US4022930 *May 30, 1975May 10, 1977Bell Telephone Laboratories, IncorporatedMultilevel metallization for integrated circuits
US4039702 *Jan 13, 1975Aug 2, 1977Trw Inc.Method for settling a glass suspension using preferential polar adsorbtion
US4045594 *Dec 31, 1975Aug 30, 1977Ibm CorporationPlanar insulation of conductive patterns by chemical vapor deposition and sputtering
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US4187339 *Aug 30, 1978Feb 5, 1980Cayrol Pierre HenriPrinted circuits
US4305974 *Aug 8, 1980Dec 15, 1981Fujitsu LimitedMethod of manufacturing a semiconductor device
US4321284 *Jan 7, 1980Mar 23, 1982Vlsi Technology Research AssociationManufacturing method for semiconductor device
US4328263 *Jul 28, 1980May 4, 1982Fujitsu LimitedMethod of manufacturing semiconductor devices using lift-off technique
US4363696 *Apr 28, 1981Dec 14, 1982Tokyo Shibaura Denki Kabushiki KaishaShort circuit prevention in the manufacture of semiconductor devices
US4396460 *May 21, 1982Aug 2, 1983Hitachi, Ltd.Method of forming groove isolation in a semiconductor device
US4417914 *Mar 26, 1982Nov 29, 1983Fairchild Camera And Instrument CorporationMethod for forming a low temperature binary glass
US4418095 *Mar 26, 1982Nov 29, 1983Sperry CorporationMethod of making planarized Josephson junction devices
US4441931 *Oct 28, 1981Apr 10, 1984Bell Telephone Laboratories, IncorporatedMethod of making self-aligned guard regions for semiconductor device elements
US4518629 *Dec 8, 1983May 21, 1985Commissariat A L'energie AtomiqueProcess for positioning an electrical contact hole between two interconnection lines of an integrated circuit
US4548834 *May 31, 1983Oct 22, 1985Nec CorporationMethod of producing a Josephson tunnel barrier
US4584761 *May 15, 1984Apr 29, 1986Digital Equipment CorporationIntegrated circuit chip processing techniques and integrated chip produced thereby
US4613888 *Jul 24, 1984Sep 23, 1986Kabushiki Kaisha ToshibaSemiconductor device of multilayer wiring structure
US5057897 *Mar 5, 1990Oct 15, 1991Vlsi Technology, Inc.Charge neutralization using silicon-enriched oxide layer
US5128279 *Oct 11, 1991Jul 7, 1992Vlsi Technology, Inc.Charge neutralization using silicon-enriched oxide layer
US5374833 *Oct 11, 1991Dec 20, 1994Vlsi Technology, Inc.Structure for suppression of field inversion caused by charge build-up in the dielectric
US5384483 *Feb 28, 1992Jan 24, 1995Sgs-Thomson Microelectronics, Inc.Planarizing glass layer spaced from via holes
US5437763 *Oct 6, 1994Aug 1, 1995Sgs-Thomson Microelectronics, Inc.Method for formation of contact vias in integrated circuits
US5448097 *Feb 19, 1993Sep 5, 1995Matsushita Electronics CorporationInterlayer dielectric film, and semiconductor device and solid-state image pickup device using the same, and method of manufacturing the same
US5492865 *Sep 28, 1994Feb 20, 1996Vlsi Technology, Inc.Method of making structure for suppression of field inversion caused by charge build-up in the dielectric
US5602056 *May 4, 1995Feb 11, 1997Vlsi Technology, Inc.Method for forming reliable MOS devices using silicon rich plasma oxide film
US5763937 *Jul 19, 1994Jun 9, 1998Vlsi Technology, Inc.Device reliability of MOS devices using silicon rich plasma oxide films
US6265301 *May 12, 1999Jul 24, 2001Taiwan Semiconductor Manufacturing CompanyMethod of forming metal interconnect structures and metal via structures using photolithographic and electroplating or electro-less plating procedures
Classifications
U.S. Classification438/624, 438/782, 257/E21.271, 257/E21.575, 257/E23.152, 438/673, 29/848, 257/E23.134, 427/96.8, 427/240, 257/644, 438/937, 438/640, 257/E21.587, 438/699
International ClassificationH01L21/768, H01L23/31, H01L21/3065, H01L21/316, H01L21/306, H01L21/302, H01L23/528, H01L21/3205
Cooperative ClassificationY10T29/49158, Y10S438/937, H01L2924/0002, H01L21/7688, H01L23/3192, H01L21/316, H01L21/768, H01L23/5283
European ClassificationH01L21/316, H01L23/31P12, H01L21/768C4C, H01L23/528C, H01L21/768