|Publication number||US4402055 A|
|Application number||US 06/229,029|
|Publication date||Aug 30, 1983|
|Filing date||Jan 27, 1981|
|Priority date||Jan 27, 1981|
|Also published as||CA1174732A1, DE3176236D1, EP0056895A2, EP0056895A3, EP0056895B1|
|Publication number||06229029, 229029, US 4402055 A, US 4402055A, US-A-4402055, US4402055 A, US4402055A|
|Inventors||Raymond A. Lloyd, Larry L. Charles, William F. Susie, Allen W. Tate, Jr., James R. Reeder|
|Original Assignee||Westinghouse Electric Corp.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (6), Referenced by (87), Classifications (17), Legal Events (4)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This invention was either conceived or first reduced to practice under Contract F33657-78-C-0503 with the United States Department of Defense.
1. Field of the Invention
The invention relates to automatic test systems and more specifically to automatic test systems utilizing interchangeable test devices.
2. Description of the Prior Art
Typical prior art automatic test systems have utilized a general purpose digital computer which was programmed to operate a plurality of test instruments via the output bus of the processor. In these systems, the test instruments were typically supplied by a variety of manufacturers with each requiring its own unique instructions in order to perform its specified test function. In these systems if it was required to change one test instrument to its functional equivalent from, say, a different manufacturer, it was necessary to reprogram the digital processor.
The preferred embodiment of the invention comprises a test system for supplying test signals to apparatus to be tested and for evaluating the response of the apparatus to these signals. The system includes a general purpose programmable central digital processor for accepting programs in a high level language, such as Atlas, with the program specifying the test to be performed. A plurality of interchangeable test devices, each including a programmable interface processor and a test instrument are coupled to communicate with the central digital processor via a data bus. A switch matrix is also coupled to receive switching commands from the central processor to couple the input output lines of the test instruments to the system to be tested. The programmable interface processor is programmed to provide a communication path between the test instruments and the central digital processor.
FIG. 1 is a block diagram of the preferred embodiment of the invention;
FIG. 2 is a simplified functional block diagram of a test device usable in the system illustrated in FIG. 1;
FIG. 3 is a detailed block diagram of a typical test device; and
FIGS. 4A through 4H are a complete schematic diagram, including part numbers and manufacturer, of the interface processor and its I/O channels, memories and control circuits.
The preferred embodiment of the invention includes a general purpose central digital processor 20 which communicates with the operator through a collection of peripheral devices 22. The peripheral devices 22 may include for example typewriters, printers, external memories, and other devices generally used as I/O peripherals for digital processors. The central digital processor 20 communicates with various test devices for performing tests via a standard IEEE 488 bus structure. Typical test devices are illustrated at reference numerals 24, 26 and 30. The IEEE 488 bus structure is well known in the art and will not be described in detail herein. Other data buses are also usable.
In most applications, the typical test system as illustrated in FIG. 1 will be programmed to perform a variety of tests on the unit under test. (A typical unit under test (UUT) might be a radar system and is functionally illustrated at reference numeral 41). For example, the system may be required to supply voltage, current or frequency input signals to the unit under test and it may be required to measure the responses of the unit under test in terms of voltage current, frequency or other well known electrical parameters. There are many programmable digital test instruments available in the commercial market to perform these test functions and the operation of a typical member of this family will be described later. However, each manufacture of a class of test instruments, voltmeters for example, have different interface requirements (i.e. logic levels, command structure, command formats, pin assignments and command protocols) make reconfiguring a test system or interchanging a test instrument for a similar one or a different manufacture difficult because prior art systems provided no method of resolving these differences except by reprogramming the central processor.
A typical central digital processor 20 will include a plurality of standard IEEE 488 data buses. In the system illustrated in FIG. 1, three of these buses are illustrated, by way of example. In FIG. 1, data bus 1 is shown as communicating with two test devices 24 and 26 which are labeled 1 and 2, for convenience of illustration. These two test devices 24 and 26 are examples and additional instruments could also be added to data bus 1. This is possible because each test device is assigned an address compatible with the 488 data bus structure. Data bus #2 has been assigned to communicate with a switching matrix 28 while data bus #3 is illustrated as communicating with a generalized test instrument labeled test instrument "N" and indicated as reference numeral 30. As previously discussed with respect to data bus #1, additional test instruments can be assigned to communicate with the processor 20 via either of the illustrated data buses or via additional data buses.
FIG. 2 is a somewhat functional block diagram of a typical test device utilized in the system described above. In the specific example, the DANA 6000 volt meter is utilized as a test instrument to measure voltages. It should be emphasized however that the DANA 6000 is a typical test instrument and other instruments having similar measurement capabilities may be used. If the system is reconfigured to utilize a different test instrument, the data interchanged between the central processor 20 and the test device via the 488 data bus will not be changed either in content or form. Possible changes in the instrument requirements and characteristics are accommodated by reprogramming the interface processor 49 (FIG. 2).
From a hardware standpoint, the typical test device illustrated in FIG. 2 includes four basic sections. A first 488 interface unit 34 is utilized to couple a programmable digital interface processor 44 to the IEEE 48 data bus #1. Similarly, a second 488 interface 38 couples the interface processor 44 to the typical test instrument 40 for example, the DANA 6000 volt meter. Functionally, the first 488 interface unit 34 couples the interface processor 44 to the 488 bus permitting it to communicate with the central processor 20. The interface processor 38 accepts these program instructions from the central processor 20 and converts then into a format acceptable by the test instrument and couples these instructions to the test instrument 40 through a second IEEE 488 interface unit 38. In response to the instructions from the interface processor 44, the test instrument 40 performs the specified measurement functions including returning the results of the measurement to the central processor 20.
It is desirable to point out that in setting up the system to perform voltage measurements using the DANA 6000 for example, appropriate instructions are also sent to the switch matrix 28 from the processor 20 to connect the appropriate terminals of the DANA 6000 to the unit under test 41 illustrated in FIG. 1. This function is facilitated by including in the switching matrix 28 an interface processor.
The operation of the test system illustrated in FIG. 1 will not be described with reference to a typical voltage measurement. The central digital processor 20 will be assumed to be programmed in Atlas. A compact form of Atlas will be utilized to communicate with the Dana 6000 via a standard 488 interface bus. Voltage measurements are a typical function performed by the system and the programming and operation of the system for performing other types of functions are similar with appropriate changes made to account for the different type of test being made.
The voltage measurement to be discussed in detail will utilize a DANA 6000 volt meter and it will be assumed to be incorporated into test instrument 1 as a portion of this device. To perform this measurement, the following program is utilized.
______________________________________SAMPLE PROGRAM______________________________________MEASURE, (VOLTAGE) DC-SIGNAL (USING "DANA-6000"),VOLTAGEATLAS PROGRAM FOR CENTRAL PROCESSOR 2028.46V, NOISE-REJ 46 DB, CNX HI J1-6, LO J3-4 &OPEN - TO SWITCHDISCONNECT - TO SWITCHSETUP TO DANA/IAUCONNECT - TO SWITCHCLOSE - TO SWITCHREAD TO DANA/IAUCOMPACT ATLAS TO TEST INSTRUMENT 24ASSUME DANA 6000 CONNECTED AS LISTENER/TALKER3 ONBUS #1SETUP COMMAND ##STR1## ##STR2##INST. FROM INTERFACE PROCESSOR TO DANA 6000READ ##STR3##DANA 6000 TO INTERFACE PROCESSORMEASUREMENT RETURNED ##STR4## ##STR5##______________________________________
FIG. 3 is a more detailed block diagram of the test device of the type illustrated in FIG. 2. In FIG. 3, the IEEE 488 interface circuits 34 and 38, the interface processor 44, and the test instrument 40 are identified with the same reference numerals as in FIG. 2 to indicate the identity of these devices. As illustrated in FIG. 3, the IEEE interface units 34 and 36 communicate with an interface processor 44. In general, the interface processor 44 will be a microprocessor and as such will not include any internal program or data memory. This being the case, programs to operate the interface processor 44 are stored in a read only memory 46. The details of this program will change from test instrument to test instrument and in all cases will provide sufficient data processing to convert from the language available on the IEEE 488 bus of the central processor 20 to the format instruction required by the specific test instrument. Thus, each test device will include its own interface processor which is programmed to made the test instrument utilized by the test device compatible with the data bus of the central processor 20. This permits test devices having test instruments of similar functional capability to be easily interchanged.
In performing the data processing functions necessary to operate the test instrument associated with the interface processor 44, some random access read/write memory will be required. This capability is provided by a random access read/write memory 48. The interface processor 44 communicates with both of these memories via the standard bus structure of the interface processor.
The sequence of operations of the interface processor 44 are controlled by an interrupt circuit 50. The interrupt circuit 50 also receives inputs from a software parity check 52. A parity check 52 is performed on all the data into and out of the IEEE 488 interface circuit 38 to assure that no errors have been introduced. Timing for the entire operation is provided by a real time clock circuit 54.
FIGS. 4A through 4H are complete schematic diagram for constructing the interface processor 44, interfaces 34 and 38, memories 46 and 48, interrupt 50 and the real time clock 50. Dotted lines have been utilized in FIG. 4 to identify all of the functions illustrated in FIG. 3. The circuit illustrated in FIG. 4 can be constructed using standard off-the-shelf components with the appropriate commercial part number and manufacturer being indicated on the diagram. Therefore, no line-by-line description of the circuits illustrated in FIG. 4 has been included.
The central processor 20, the switching matrix 28 and the peripherals 22 may also be commercially available devices. Programming techniques for the read only memory 46 (FIG. 3) will depend on the memory selected. However, in all cases suitable programming techniques are available.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3694632 *||Dec 28, 1970||Sep 26, 1972||Hawker Siddeley Dynamics Ltd||Automatic test equipment utilizing a matrix of digital differential analyzer integrators to generate interrogation signals|
|US3825901 *||Nov 9, 1972||Jul 23, 1974||Ibm||Integrated diagnostic tool|
|US4186438 *||Mar 16, 1977||Jan 29, 1980||International Business Machines Corporation||Interactive enquiry system|
|US4200930 *||Aug 10, 1978||Apr 29, 1980||Burroughs Corporation||Adapter cluster module for data communications subsystem|
|US4212059 *||Mar 14, 1978||Jul 8, 1980||Tokyo Shibaura Electric Co., Ltd.||Information processing system|
|US4280220 *||Sep 17, 1979||Jul 21, 1981||Fairchild Camera & Instrument Corp.||Electronic testing system|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US4488299 *||Apr 13, 1982||Dec 11, 1984||Robert Bosch Gmbh||Computerized versatile and modular test system for electrical circuits|
|US4495622 *||May 13, 1982||Jan 22, 1985||Thomson-Csf||System for selecting high-reliability integrated circuits|
|US4507740 *||Sep 8, 1981||Mar 26, 1985||Grumman Aerospace Corporation||Programmable signal analyzer|
|US4517661 *||Jul 16, 1981||May 14, 1985||International Business Machines Corporation||Programmable chip tester having plural pin unit buffers which each store sufficient test data for independent operations by each pin unit|
|US4538269 *||Apr 18, 1983||Aug 27, 1985||International Telephone And Telegraph Corporation||Programmable coding and decoding arrangement|
|US4558426 *||Dec 14, 1983||Dec 10, 1985||Mcdonnell Douglas Corporation||Transducer multiplexer|
|US4570180 *||May 26, 1983||Feb 11, 1986||International Business Machines Corporation||Method for automatic optical inspection|
|US4578761 *||Mar 25, 1983||Mar 25, 1986||At&T Bell Laboratories||Separating an equivalent circuit into components to detect terminating networks|
|US4590581 *||May 9, 1983||May 20, 1986||Valid Logic Systems, Inc.||Method and apparatus for modeling systems of complex circuits|
|US4592003 *||Aug 10, 1983||May 27, 1986||Omron Tateisi Electronics Co.||Measuring circuit device|
|US4606025 *||Sep 28, 1983||Aug 12, 1986||International Business Machines Corp.||Automatically testing a plurality of memory arrays on selected memory array testers|
|US4617642 *||May 6, 1982||Oct 14, 1986||Data General Corporation||Select switch responsive to a break code|
|US4617663 *||Oct 7, 1985||Oct 14, 1986||At&T Information Systems Inc.||Interface testing of software systems|
|US4626996 *||Feb 17, 1983||Dec 2, 1986||British Aerospace Plc||Aircraft data instrumentation and acquisition system|
|US4630224 *||Apr 19, 1984||Dec 16, 1986||The United States Of America As Represented By The Secretary Of The Navy||Automation initialization of reconfigurable on-line automatic test system|
|US4644486 *||Jan 9, 1984||Feb 17, 1987||Hewlett-Packard Company||Vector network analyzer with integral processor|
|US4686627 *||Dec 24, 1984||Aug 11, 1987||Honeywell Inc.||Electrical test apparatus|
|US4687107 *||May 2, 1985||Aug 18, 1987||Pennwalt Corporation||Apparatus for sizing and sorting articles|
|US4701870 *||Jun 28, 1985||Oct 20, 1987||Sony Corporation||Integrated circuit device testable by an external computer system|
|US4706208 *||Sep 3, 1985||Nov 10, 1987||American Telephone And Telegraph Company, At&T Bell Laboratories||Technique for the operational life test of microprocessors|
|US4719459 *||Mar 6, 1986||Jan 12, 1988||Grumman Aerospace Corporation||Signal distribution system switching module|
|US4736375 *||May 2, 1986||Apr 5, 1988||Siemens Aktiengesellschaft||Apparatus for fast generation of large quantities of test data words in a test facility|
|US4744084 *||Jul 8, 1987||May 10, 1988||Mentor Graphics Corporation||Hardware modeling system and method for simulating portions of electrical circuits|
|US4760329 *||Apr 23, 1987||Jul 26, 1988||Grumman Aerospace Corporation||Programmable tester with bubble memory|
|US4775930 *||Nov 12, 1985||Oct 4, 1988||Westinghouse Electric Corp.||Electronic key check for ensuring proper cradles insertion by respective processing board|
|US4794599 *||Aug 14, 1986||Dec 27, 1988||Purcell Francis A||Test apparatus for electronic equipment|
|US4807161 *||Dec 29, 1987||Feb 21, 1989||Mars Incorporated||Automatic test equipment|
|US4816750 *||Jan 16, 1987||Mar 28, 1989||Teradyne, Inc.||Automatic circuit tester control system|
|US4831560 *||Aug 26, 1987||May 16, 1989||Zaleski James V||Method for testing auto electronics systems|
|US4841456 *||Sep 9, 1986||Jun 20, 1989||The Boeing Company||Test system and method using artificial intelligence control|
|US4864512 *||Aug 20, 1986||Sep 5, 1989||John Fluke Mfg. Co., Inc.||Measurement apparatus with plural displays of measured parameter and selectable function thereof|
|US4868493 *||Sep 27, 1988||Sep 19, 1989||Siemens Aktiengesellschaft||Device for the functional testing of integrated circuits and a method for operating the device|
|US4894829 *||Apr 21, 1988||Jan 16, 1990||Honeywell Inc.||Comprehensive design and maintenance environment for test program sets|
|US4899306 *||Aug 26, 1985||Feb 6, 1990||American Telephone And Telegraph Company, At&T Bell Laboratories||Test interface circuit which generates different interface control signals for different target computers responding to control signals from host computer|
|US4926363 *||Sep 30, 1988||May 15, 1990||Advanced Micro Devices, Inc.||Modular test structure for single chip digital exchange controller|
|US4937827 *||Jul 25, 1989||Jun 26, 1990||Mentor Graphics Corporation||Circuit verification accessory|
|US4958347 *||Nov 23, 1988||Sep 18, 1990||John Fluke Mfg. Co., Inc.||Apparatus, method and data structure for validation of kernel data bus|
|US4982325 *||Mar 18, 1988||Jan 1, 1991||At&T Bell Laboratories||Applications processor module for interfacing to a database system|
|US4988988 *||Oct 3, 1989||Jan 29, 1991||Nittan Company Ltd.||Central monitoring and alarming system|
|US4989207 *||Nov 23, 1988||Jan 29, 1991||John Fluke Mfg. Co., Inc.||Automatic verification of kernel circuitry based on analysis of memory accesses|
|US5021997 *||Sep 29, 1986||Jun 4, 1991||At&T Bell Laboratories||Test automation system|
|US5025205 *||Jun 22, 1989||Jun 18, 1991||Texas Instruments Incorporated||Reconfigurable architecture for logic test system|
|US5029166 *||May 31, 1989||Jul 2, 1991||At&T Bell Laboratories||Method and apparatus for testing circuit boards|
|US5036479 *||Apr 20, 1989||Jul 30, 1991||Trw Inc.||Modular automated avionics test system|
|US5068852 *||Nov 24, 1989||Nov 26, 1991||John Fluke Mfg. Co., Inc.||Hardware enhancements for improved performance of memory emulation method|
|US5131272 *||Mar 15, 1990||Jul 21, 1992||Harris Corporation||Portable deployable automatic test system|
|US5136590 *||Nov 24, 1989||Aug 4, 1992||John Fluke Mfg. Co., Inc.||Kernel testing interface and method for automating diagnostics of microprocessor-based systems|
|US5164665 *||Apr 27, 1992||Nov 17, 1992||Mitsubishi Denki Kabushiki Kaisha||IC tester|
|US5196803 *||Aug 1, 1991||Mar 23, 1993||Xerox Corporation||Apparatus and method for determining the voltage breakdown and conductivity of particulate material|
|US5223788 *||Sep 12, 1991||Jun 29, 1993||Grumman Aerospace Corporation||Functional avionic core tester|
|US5287528 *||Jul 3, 1990||Feb 15, 1994||National Instruments Corporation||IEEE 488 interface for message handling method|
|US5293374 *||May 20, 1992||Mar 8, 1994||Hewlett-Packard Company||Measurement system control using real-time clocks and data buffers|
|US5307290 *||Jul 21, 1993||Apr 26, 1994||Fiat Auto S.P.A.||System for the automatic testing, preferably on a bench, of electronic control systems which are intended to be fitted in vehicles|
|US5343144 *||Feb 21, 1992||Aug 30, 1994||Sony Corporation||Electronic device|
|US5349660 *||Jan 24, 1992||Sep 20, 1994||Hewlett-Packard Company||Method of improving performance in an automated test system|
|US5386189 *||Jul 22, 1992||Jan 31, 1995||Mitsubishi Denki Kabushiki Kaisha||IC measuring method|
|US5391984 *||Nov 1, 1991||Feb 21, 1995||Sgs-Thomson Microelectronics, Inc.||Method and apparatus for testing integrated circuit devices|
|US5432711 *||Oct 16, 1992||Jul 11, 1995||Elcon Instruments, Inc.||Interface for use with a process instrumentation system|
|US5497378 *||Nov 2, 1993||Mar 5, 1996||International Business Machines Corporation||System and method for testing a circuit network having elements testable by different boundary scan standards|
|US5500588 *||Jul 20, 1994||Mar 19, 1996||Sgs-Thomson Microelectronics, Inc.||Method and apparatus for testing integrated circuit devices|
|US5566088 *||Jun 13, 1994||Oct 15, 1996||Motorola, Inc.||Modular radio test system and method|
|US5572684 *||Nov 18, 1993||Nov 5, 1996||National Instruments Corporation||IEEE 488 interface and message handling method|
|US5638383 *||Jul 24, 1992||Jun 10, 1997||Trw Inc.||Advanced integrated avionics testing system|
|US5696772 *||Jun 28, 1995||Dec 9, 1997||Credence Systems Corporation||Test vector compression/decompression system for parallel processing integrated circuit tester|
|US5748642 *||Sep 25, 1995||May 5, 1998||Credence Systems Corporation||Parallel processing integrated circuit tester|
|US5774377 *||Jul 30, 1991||Jun 30, 1998||Hewlett-Packard Company||Method and apparatus for monitoring a subsystem within a distributed system for providing an archive of events within a certain time of a trap condition|
|US5790411 *||Oct 31, 1996||Aug 4, 1998||Marconi Instruments Limited||Equipment for testing electronic circuitry|
|US5793218 *||Dec 15, 1995||Aug 11, 1998||Lear Astronics Corporation||Generic interface test adapter|
|US6100815 *||Dec 24, 1997||Aug 8, 2000||Electro Scientific Industries, Inc.||Compound switching matrix for probing and interconnecting devices under test to measurement equipment|
|US6134674 *||Dec 11, 1997||Oct 17, 2000||Sony Corporation||Computer based test operating system|
|US6269319 *||Jan 29, 1999||Jul 31, 2001||The Mcdonnell Douglas Corporation||Reconfigurable integration test station|
|US6385300 *||May 5, 2000||May 7, 2002||Acterna Llc||Modular test instrument|
|US6590963||Nov 30, 2001||Jul 8, 2003||Acterna||Modular test instrument|
|US6629048 *||Nov 20, 2000||Sep 30, 2003||Tektronix, Inc.||Measurement test instrument and associated voltage management system for accessory device|
|US6738454||Feb 24, 2003||May 18, 2004||Acterna Llc||Modular test instrument|
|US6891803||Dec 18, 1998||May 10, 2005||Sunrise Telecom, Inc.||Telecommunications transmission test set|
|US6917595||Oct 8, 2002||Jul 12, 2005||Sunrise Telecom, Inc.||Telecommunications transmission test set|
|US6966019||Jun 28, 2002||Nov 15, 2005||Teradyne, Inc.||Instrument initiated communication for automatic test equipment|
|US6971045||May 20, 2002||Nov 29, 2005||Cyress Semiconductor Corp.||Reducing tester channels for high pinout integrated circuits|
|US7188044 *||Jul 29, 2004||Mar 6, 2007||National Semiconductor Corporation||World-wide distributed testing for integrated circuits|
|US7532492||Dec 20, 2005||May 12, 2009||Tektronix, Inc.||Host controlled voltage input system for an accessory device|
|US7627456 *||Feb 3, 2005||Dec 1, 2009||Raytheon Company||Dynamically tasking one or more surveillance resources|
|US7707000 *||Apr 19, 2007||Apr 27, 2010||Agilent Technologies, Inc.||Test instrument and system responsive to execution time data|
|US20040066794 *||Oct 8, 2002||Apr 8, 2004||Hill Gregory S.||Instrument module locator|
|US20040208293 *||May 12, 2004||Oct 21, 2004||Acterna Llc||Modular test instrument|
|US20060173656 *||Feb 3, 2005||Aug 3, 2006||Raytheon Company||Dynamically tasking one or more surveillance resources|
|WO2004003583A1 *||Jun 12, 2003||Jan 8, 2004||Teradyne Inc||Instrument initiated communication for automatic test equipment|
|U.S. Classification||702/121, 714/724, 714/26, 324/73.1|
|International Classification||G01R31/319, G01R31/28, G08C15/06, G01D21/00|
|Cooperative Classification||G06F2201/865, G01R31/31907, G01R31/2834, G01R31/31912, G01R31/31926|
|European Classification||G01R31/319S4, G01R31/319C2, G01R31/319C5, G01R31/28F3|
|Sep 19, 1986||FPAY||Fee payment|
Year of fee payment: 4
|Sep 19, 1990||FPAY||Fee payment|
Year of fee payment: 8
|Apr 4, 1995||REMI||Maintenance fee reminder mailed|
|Aug 27, 1995||LAPS||Lapse for failure to pay maintenance fees|