|Publication number||US4480199 A|
|Application number||US 06/360,028|
|Publication date||Oct 30, 1984|
|Filing date||Mar 19, 1982|
|Priority date||Mar 19, 1982|
|Also published as||CA1188426A, CA1188426A1, DE3382002D1, EP0089891A2, EP0089891A3, EP0089891B1|
|Publication number||06360028, 360028, US 4480199 A, US 4480199A, US-A-4480199, US4480199 A, US4480199A|
|Inventors||Ramesh C. Varshney, Robert J. Strain|
|Original Assignee||Fairchild Camera & Instrument Corp.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (5), Referenced by (22), Classifications (24), Legal Events (6)|
|External Links: USPTO, USPTO Assignment, Espacenet|
1. Field of the Invention
This invention relates to integrated circuits, and in particular, to the identification of integrated circuits which have been processed in a particular manner, for example, to identify those integrated circuits which have been repaired by having redundant portions connected.
2. Description of the Prior Art
The size of very large scale integrated circuit products is increasing continuously. At the same time improvements in process technology are enabling the fabrication of smaller components on integrated circuits, and therefore even more devices on a given size integrated circuit. To improve yields some integrated circuits are now designed with redundant features which may be utilized should other features be found non-functional. These redundant circuits replace defective sections of the integrated circuit so that a fully functional product may be sold after the integrated circuit is appropriately connected.
One major problem in the fabrication and sale of such devices is that the repair may be transparent to the user after the integrated circuit is packaged. Some high reliability integrated circuit users prefer not to use redundant features on the integrated circuit because of their belief that the reliability of such redundant features is questionable. Because the customer may not desire the redundant features, the manufacturer of such circuits may hesitate to include the features on a given circuit.
This invention provides a technique by which "repaired" integrated circuits may be identified while leaving the repair transparent to the customer. The invention enables the detection of the repaired circuits even after packaging, and whereby enables a manufacturer of integrated circuits to include redundant features on an integrated circuit, although selling that circuit in both unrepaired and repaired form. In the preferred embodiment identification of the repaired integrated circuit is accomplished by providing one or more pins of the integrated circuit with unusual characteristics outside their normal operating range. Accordingly, during normal operation of the circuit all of the integrated circuit will behave as if not repaired. When one or more pins of the circuit, however, are taken beyond the normal operating range, that pin or pins will behave differently on repaired integrated circuits than on unrepaired circuits. More broadly the invention provides a general technique by which particular integrated circuits may be identified although functioning identically from the user's viewpoint.
In one embodiment apparatus for providing an identification signal indicative of whether an integrated circuit has been repaired comprises a first connection to the integrated circuit having a selected range of operating potentials, a second connection to the integrated circuit for being connected to a potential source; fusing means coupled to one of the first connection and the second connection for providing a conducting path if the fusing means is in a first state, and no conducting path if the fuse is in a second state, and circuit means coupled to the fusing means and to the other of the first connection and the second connection, whereby application of a test potential outside the selected operating range to the first connection results in a first signal if the fusing means is intact and a second signal if the fusing means is not intact.
FIG. 1 is a schematic of one embodiment of the invention in which potentials above the operating range of the circuit are used to test the state of the fuse.
FIG. 2 is a schematic of another embodiment of the invention in which potentials below the operating range of the circuit are used to test the state of the fuse.
FIG. 3 is a schematic of another embodiment of the invention.
FIGS. 4a-4c illustrate typical fuses which may be used in conjunction with this invention.
FIG. 1 a schematic diagram of one embodiment of the invention. As shown in FIG. 1 the circuit includes a first connection 10 designated TTL pin 10 which is typically connected to other circuit elements in the integrated circuit. For example, connection 10 may be a line over which a TTL or other low level signal is transmitted to or from the integrated circuit. Coupled to line 10 are two transistors T1 and T2 connected as diodes. Transistor T1 has its source and drain connected between transistor T2 and line 10. The gate of transistor T1 is coupled to line 10. Transistor T2 has its source and drain coupled between transistor T1 and fuse F1, while its gate is connected between transistors T1 and T2. A fusing means F1 is coupled between transistor T2 and a potential source VCC. In the preferred embodiment fusing means F1 comprises a metal/doped polycrystalline silicon fuse which may be "blown" using a laser or any other well-known fuse suitable for use in an integrated circuit. Typical fuses are shown in FIG. 4. Transistors T1 and T2 are enhancement mode transistors, and therefore during normal operation of the circuit there is no conduction between TTL pin 10 and VCC. If, however, a potential is applied to pin 10 which is higher than VCC by two threshold voltages, current will flow through the devices T1 and T2 if fuse F1 has not been blown. This current flow may be used to indicate a first state of the integrated circuit, typically that the circuit has not been repaired.
After the circuit has been repaired, application of a potential to pin 10 two or more threshold voltages above VCC will not cause any current to flow through transistor T1 and T2 because the fuse F1 will have been blown. As apparent from FIG. 1, as few or many transistors T1 and T2 may be employed as desired depending upon the particular threshold voltage of the transistors, and the normal operation potentials applied to pin 10 to assure that the test potential for detecting the state of fuse F1 is outside the normal operating range of the circuit coupled to pin 10.
The particular operating characteristics of the circuit shown in FIG. 1 will depend upon the type of fuse F1 used to indicate the desired feature of the integrated circuit. For example, fuse F1 may be fabricated as a "normally open" fuse in the manner depicted in FIG. 4c. In such an embodiment, the normal state of the circuit shown in FIG. 1 will be nonconducting when a voltage greater than two threshold voltages over VCC is applied to the TTL pin 10. Repair of the circuit in the case of the fuse shown in FIG. 4c, will form an electrical connection and allow conduction from TTL pin 10 to VCC.
Furthermore, fuse F1 may also be fabricated using a fuse which is "blown" by application of a short pulse of electrical current in excess of the amount the fuse can carry. This type of fuse is described in conjunction with FIG. 4b. In such embodiments the potential used to later detect the condition of fuse F1 will be maintained below the amount necessary to blow such a fuse. Of course fuse F1 may also be placed between TTL pin 10 and transistor T1, or between transistor T1 and transistor T2. In either event the circuit will function in the same manner.
Another embodiment of the invention is depicted in FIG. 2, in which a fuse F2 is connected between a transistor T3 and TTL pin 15. Such an embodiment may be employed in applications where it is desired to sense the condition of fuse F2 by lowering the potential of TTL pin 15 below ground. For example, the circuit shown in FIG. 2 will conduct when the TTL pin 15 is taken to a potential of one threshold voltage below ground. As previously described the state of fuse F2 can be used to indicate the repaired, unrepaired, or any other desired feature of the integrated circuit coupled to TTL pin 15. Additional transistors such as T3 may be serially connected to adjust the potential at which the circuit will conduct.
Another embodiment of the invention is shown in FIG. 3 in which the threshold voltage of T7 is raised. As shown in FIG. 3 a fuse F3 is connected between TTL pin 20 and a circuit which includes transistors T4, T5, T6, and T7. That circuit is also connected to a potential VCC. The circuit is tested by bringing TTL pin 20 lower than its normal operating range. In the manner depicted a current will flow from VCC to TTL pin 20 unless fuse F3 is blown. If fuse F3 is blown no current can flow to the pin. The presence or absence of current flowing to pin 20 when TTL pin 20 is brought to a lower potential than ground is indicative of the repaired or unrepaired state, respectively, of the integrated circuit.
Several different types of fuses which may be employed in conjunction with this invention are depicted in FIGS. 4a, 4b, and 4c. FIG. 4a illustrates a well-known fuse fabricated from metal 25 and polycrystalline silicon 23. In its unblown state, fuse 4a conducts electrical current through the metal 25 and doped polycrystalline silicon 23. The fuse may be blown by using a laser to destroy a portion of polycrystalline silicon 23, thereby preventing current flow from one metal strip 25 to the other. Such a fuse is shown in "Cost-Effective Yield Improvement in Fault-Tolerant VLSI Memory", by J. F. M. Bindels, 1981 Digest of Technical Papers of International Solid State Circuits Conference.
A second fuse is illustrated in FIG. 4b in which doped polycrystalline silicon is tapered from a wider region 28 to a narrower region 29. By application of a suitably high potential the fuse shown in FIG. 4b may be blown, by melting, or otherwise destroying the narrower region 29. The dimensions of regions 28 and 29 may be adjusted to permit blowing the fuse shown in FIG. 4b at a potential higher than the operating range of the integrated circuit in which it is situated. The potential may be applied as a pulse to prevent damage to the remainder of the circuit.
A third, and normally open, type fuse is shown in FIG. 4c. The fuse depicted there is fabricated using two doped regions 30 and 31 separated by an intrinsic silicon region 32. Under normal circumstances the fuse is open because very little, or no current, will flow from region 30 to 31. By heating the structure, for example, using a laser, the impurities present in regions 30 and 31 will diffuse into region 32 and form a conducting path from region 30 to region 31. Such a fuse is shown in "Hi-CMOS II 4k Static RAM" by O. Minato et al, 1981 Digest of Technical Papers of International Solid State Circuits Conference, p. 14-15. As explained above, this normally open fuse may be utilized in conjunction with the invention.
The invention is advantageous in that one can readily identify a repaired integrated circuit from defect free integrated circuits which have not been "repaired." The fuses which are blown, shown in FIGS. 1 and 2, need not be blown if no repair is needed on the chip. Thus, a fully functional integrated circuit need not have any additional electrical signals, or laser processing applied to it to blow fuses. Because the identification is done outside the normal operating range of the integrated circuit, the operating characteristics of the circuit are not changed by the presence of the invention. Blowing the identification fuses may be accomplished at the same time other fuses elsewhere on the chip are blown to make the necessary repairs. The invention permits identification of integrated circuits having differences which are normally transparent to the use and allows characterization of repaired or unrepaired circuits.
Although embodiments of the invention have been described above, these embodiments are intended to illustrative of the invention rather than limit it. The scope of the invention may be ascertained from the appended claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3335403 *||Oct 10, 1963||Aug 8, 1967||Westinghouse Electric Corp||Error canceling decision circuit|
|US3930304 *||Nov 15, 1973||Jan 6, 1976||Robert Bosch G.M.B.H.||Method and apparatus for selective burnout trimming of integrated circuit units|
|US4064493 *||Jun 3, 1976||Dec 20, 1977||Motorola, Inc.||P-ROM Cell having a low current fusible programming link|
|US4104546 *||Feb 17, 1977||Aug 1, 1978||Robert Bosch Gmbh||Integrated circuit for use with variable voltages|
|US4406997 *||Sep 30, 1981||Sep 27, 1983||International Business Machines Corporation||Method and means for minimizing the effect of short circuits in flat panel displays|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US4583179 *||Dec 29, 1982||Apr 15, 1986||Fujitsu Limited||Semiconductor integrated circuit|
|US4588907 *||May 14, 1984||May 13, 1986||Siemens Aktiengesellschaft||Integrated digital MOS semiconductor circuit|
|US4686384 *||Aug 9, 1985||Aug 11, 1987||Harris Corporation||Fuse programmable DC level generator|
|US4716302 *||Dec 22, 1986||Dec 29, 1987||Motorola, Inc.||Identity circuit for an integrated circuit using a fuse and transistor enabled by a power-on reset signal|
|US4752914 *||May 30, 1985||Jun 21, 1988||Fujitsu Limited||Semiconductor integrated circuit with redundant circuit replacement|
|US4803656 *||Mar 20, 1987||Feb 7, 1989||Fujitsu Limited||Semiconductor memory device having redundancy circuit portion|
|US4806793 *||Oct 2, 1987||Feb 21, 1989||Motorola, Inc.||Signature circuit responsive to an input signal|
|US5270983 *||Sep 13, 1990||Dec 14, 1993||Ncr Corporation||Single element security fusible link|
|US5383156 *||Oct 18, 1993||Jan 17, 1995||Mitsubishi Denki Kabushiki Kaisha||Semiconductor device for permitting easy external detection of use of redundant circuit and semiconductor memory device therefore|
|US5422851 *||Mar 10, 1994||Jun 6, 1995||Mitsubishi Denki Kabushiki Kaisha||Semiconductor memory device capable of verifying use of redundant circuit|
|US5555522 *||May 3, 1995||Sep 10, 1996||Mitsubishi Denki Kabushiki Kaisha||Semiconductor memory having redundant cells|
|US5680354 *||Mar 28, 1996||Oct 21, 1997||Mitsubishi Denki Kabushiki Kaisha||Semiconductor memory device capable of reading information stored in a non-volatile manner in a particular operation mode|
|US6225818||May 3, 1999||May 1, 2001||Samsung Electronics Co., Ltd.||Integrated circuits including function identification circuits having operating modes that identify corresponding functions of the integrated circuits|
|US6492706||Dec 13, 2000||Dec 10, 2002||Cypress Semiconductor Corp.||Programmable pin flag|
|US6940776||Jan 20, 2004||Sep 6, 2005||Samsung Electronics Co., Ltd.||Semiconductor memory device capable of reading data of signature fuse through normal read operation and method of reading data of signature fuse in semiconductor memory device through normal read operation|
|US6972612||Oct 21, 2002||Dec 6, 2005||Samsung Electronics Co., Ltd.||Semiconductor device with malfunction control circuit and controlling method thereof|
|US8111723 *||Jul 21, 2009||Feb 7, 2012||Sony Corporation||Method of driving a laser diode|
|US8116343 *||Mar 14, 2011||Feb 14, 2012||Sony Corporation||Method of driving a laser diode|
|US20030065994 *||Oct 21, 2002||Apr 3, 2003||Samsung Electronics Co., Ltd.||Semiconductor device with malfunction control circuit and controlling method thereof|
|US20040151048 *||Jan 20, 2004||Aug 5, 2004||Samsung Electronics Co., Ltd||Semiconductor memory device capable of reading data of signature fuse through normal read operation and method of reading data of signature fuse in semiconductor memory device through normal read operation|
|US20100027573 *||Jul 21, 2009||Feb 4, 2010||Sony Corporation||Method of driving a laser diode|
|US20110164632 *||Mar 14, 2011||Jul 7, 2011||Sony Corporation||Method of driving a laser diode|
|U.S. Classification||327/525, 327/566, 257/E23.15, 365/200, 257/E23.179, 327/526, 365/96|
|International Classification||G11C29/04, H01L23/525, H01L23/52, H01L21/82, G11C29/00, H01L21/822, H01L27/04, H01L23/544, H01L21/3205|
|Cooperative Classification||H01L2924/0002, H01L23/544, H01L2223/54473, H01L23/5258, G11C29/835|
|European Classification||G11C29/835, H01L23/525F4, H01L23/544|
|Mar 19, 1982||AS||Assignment|
Owner name: FAIRCHILD CAMERA AND INSTRUMENT CORPORATION, 464 E
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:VARSHNEY, RAMESH C.;STRAIN, ROBERT J.;REEL/FRAME:003993/0494
Effective date: 19820306
Owner name: FAIRCHILD CAMERA AND INSTRUMENT CORPORATION,CALIFO
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:VARSHNEY, RAMESH C.;STRAIN, ROBERT J.;REEL/FRAME:003993/0494
Effective date: 19820306
|Apr 18, 1988||FPAY||Fee payment|
Year of fee payment: 4
|Jan 6, 1992||FPAY||Fee payment|
Year of fee payment: 8
|Sep 14, 1993||CC||Certificate of correction|
|Mar 27, 1996||FPAY||Fee payment|
Year of fee payment: 12
|Aug 5, 1996||AS||Assignment|
Owner name: NATIONAL SEMICONDUCTOR CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FAIRCHILD SEMICONDUCTOR CORPORATION;REEL/FRAME:008059/0846
Effective date: 19960726