|Publication number||US4598166 A|
|Application number||US 06/638,176|
|Publication date||Jul 1, 1986|
|Filing date||Aug 6, 1984|
|Priority date||Aug 6, 1984|
|Also published as||CA1228933A, CA1228933A1|
|Publication number||06638176, 638176, US 4598166 A, US 4598166A, US-A-4598166, US4598166 A, US4598166A|
|Inventors||Wayne E. Neese|
|Original Assignee||Gte Communication Systems Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (6), Referenced by (15), Classifications (19), Legal Events (7)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The present application is related to co-pending U.S. patent application Ser. No. 638,175 titled, "A High Density Multi-Layered Printed Circuit Arrangement," having the same inventive entity and being assigned the same assignee.
This invention relates in general to circuit interconnection devices and more particularly to an arrangement for interconnecting solid state devices and other components that require multi-layer type substrates.
In a number of electronic applications, the interconnection of solid state devices require conductor paths, which if were wires, would cross paths many times. Therefore, to isolate the wire runs, multi-layer type etched or printed circuits are used, whereby specific runs are found on specific layers of the multi-layered circuit isolated from the next.
One present method of accomplishing complex interconnections is by bridging conductive paths with an insulating material and printing a conductor patch on the bridge to series connect the patch with a conductor path, creating in effect, a crossover. This may be repeated many times on a single circuit and with appropriate process steps may be tiered or layered, thus creating the multi-layer circuit.
Another method is to print conductor ink on a plurality of ceramic substrates. The conductor paths on the ceramic substrates are accessed by via holes. Once a set of substrates is printed with appropriate conductor paths, the substrates are aligned and stacked in their required order and fired at high temperatures in a furnace, creating an integral interconnection of conductors. The top layer is generally configured with conductor paths for the assembly of components.
The disadvantages of constructing the multi-layer circuits described above is in the excessive processing cost and the low yield. In the case of the crossover type, a great number of screening and furnace firing operations are necessary. The greater the number of firing operations, the lower the yield of the circuit.
Still another method of making multi-layer circuits requires a precise locating of each layer and a fusing of the conductors at via holes. This arrangement also finds disadvantage in its costly operation and yield problem due to the very great number of connections that must be made.
Accordingly, it is the object of the present invention to provide a means to interconnect components of a circuit in an efficient and simple process when such interconnections are of such complexity so as to require multi-layer circuit techniques.
In accomplishing the option of the present, there is provided a multi-layered printed circuit arrangement having at least a first combination including a first insulative substrate having a top and a bottom surface. The top surface includes a first set of spaced and parallel conductors and the bottom surface includes a second set of spaced parallel conductors. The first set of conductors is further divided into at least first and second conductor groups by a transversely oriented break across each conductor. Similarly, the second set of conductors is also divided into at least third and fourth conductor groups by a transversely oriented break across each conductor. The second set of spaced and parallel conductors are oriented perpendicular to the first set of conductors. The plurality of openings extend between the top and the bottom surfaces with each opening located adjacent to an intersection of a different one of the first and second set of conductors.
A second insulative substrate having a top and a bottom surface and a plurality of plated through openings is arranged to have its top surface attached to the first insulative substrate bottom surface with each of the second insulative substrate openings in registration with a respective one of the first insulative substrate openings. The second insulative substrate top surface further includes first connecting means extending from at least one of the plated through openings and contacting one of the first insulative substrates second set of conductors. The second insulative substrate top surface may further include at least one conductor segment for interconnecting one conductor of the first insulative substrate's third conductor group to at least one conductor of the fourth conductor group. The second insulative substrate further includes second connecting means on the bottom surface which also extend from at least one of the plated through openings.
The first combination is completed by the addition of a third insulative substrate which is identical to the first insulative substrate. The third insulative substrate has its top surface attached to the second insulative substrate bottom surface and the second insulative substrate's second connecting means is arranged to contact one of the third insulating substrate's second set of conductors. The second insulative substrate bottom surface may further include at least one conductor segment for interconnecting one conductor of the third insulative substrate's first conductor group to at least one conductor of the second conductor group.
Additionally, the combination described above can be expanded by the addition of at least one additional second combination which includes a fourth insulative substrate identical to the second insulative substrate. The fourth insulative substrate's top surface attaches to the third insulative substrate's bottom surface when the fourth insulative substrate's opening in registration with the third insulative substrate openings. The fourth insulative substrate's first connecting means contacts at least one of the third insulative substrate's second set of conductors.
A fifth insulative substrate identical to the first insulative substrate has its top surface attached to the fourth insulative substrate's bottom surface and the fifth insulative substrate's openings in registration with a respective one of the fourth insulative substrate's openings. The fourth insulative substrate's second connecting means contacts at least one of the fifth insulative substrate's first set of conductors.
The first circuit combination and the second circuit combination are interconnected by interconnection means extending through the plated through openings of at least the second and fourth insulative substrates, connecting the first and second connecting means of the second insulative substrate to the first and second connecting means of the fourth insulative substrate.
FIG. 1 is a top plan view of the first insulative substrate or A-type layer of the present invention.
FIG. 2 is a top plan view of the second insulative substrate or B-type layer in accordance with the present invention.
FIG. 3 is an exploded elevational view showing the stacking arrangement of the A-type layers to the B-type layers and the interconnection of the layers using via pins.
FIG. 4 is an elevational view showing the multi-layered printed circuit arrangement of the present invention packaged on a plastic base and including via pins acting as terminals.
The proposed arrangement of the present invention utilizes two types of layer elements, an A type layer as shown in FIG. 1 and a B type layer as shown in FIG. 2. By identifying the layers and conductor paths, very simple charts can be generated for the interconnection of the A type layers with the B type layers.
The A type layer 10 as shown in FIG. 1 is essentially a sheet of GE ULTEMŽ or DUPONT KAPTONŽ plastic approximately 5 mils. or greater in thickness, with segmented conductor paths 10 mils. wide spaced 50 mils. apart. The conductor pattern is generated by etching foil backed sheets or employing an additive process. The conductors 12 run in the horizontal direction or X direction on one side of the sheet and conductors 11 in the vertical direction or Y direction on the opposite side. Conductors 12 are interrupted by breaking conductors 12 along a common axis shown as 15 perpendicular to conductors 12 direction. Conductors 11 are also interrupted by breaking conductors 11 along a common axis shown as 16 perpendicular to conductors 12 direction. The interruption of conductors 11 and 12 divides the conductors into 18 distinct groups which are electrically isolated from each other. At the center of the squares defined by X and Y conductors 12, 11, a 20 mil. diameter hole 13 is made. It should be noted that the dimensions stated are merely for purposes of example and the invention is not limited thereto.
The B type layer 20 as shown in FIG. 2 is comprised of approximately 25 mil. or greater thick GE ULTEMŽ or DUPONT KAPTONŽ plastic sheet with 20 mil. diameter holes 23 in the same precise pattern as the holes 13 in the A layer 10. In addition, an element of a conductor 22, 21, hereafter termed a penant, may be generated on either side of this layer or on both sides at right angles to each other and connected by a plated-through hole 23. The penants 22, 21 ring the 20 mil. diameter hole 23 and project outward approximately 0.030 inches either in the X or Y direction, depending upon its function. Where penants 22, 21 on opposite sides are interconnected by plated-through holes, they are always at right angles to each other. The B type layer 20 further includes conductor segments 35 on side 25 and conductor segments 36 on side 26. The conductor segments are used when a conductive bridge is required between one group and the next. A conductor segment 35 would be used to electrically connect a conductor 11 of one group to the next. One or more of the conductor segments 35 and 36 may be used depending on the final circuit layout.
As shown in FIG. 3, the assembled A type layers 10 are placed on the bottom and the top of the B type layers 20. Conductors 11 in the X direction (the bottom 15 of the A type layer 10) become accessible to the top 25 of the B type layer 20. Conductors 11 in the Y direction (the top 16 of the A type layer 10) become accessible to the bottom 26 of the B type layer 20. The bottom side of the B type layer 20 will have required penants 21 pointing in the X direction so as to intersect Y direction conductors and the top 25 of B type layer 20 will have required penants 22 pointing in the Y direction so as to intersect the X direction conductors 12 of the associated A type layer 10. The various layers are interconnected by via pins 30 which are inserted into appropriate holes 13, 23 respectively. The via pins 30 may be hollow (tubes) or tubular on one end for receiving component leads, or the tubes may act as receptacles for the pins, of a socket type device, into which components can be plugged.
The conductors 11, 12 penants 21, 22 and conductor segments 35, 36 of the A type 10 and B type 20 layers respectively are solder coated with the A type layer 10 leveled with a hot-air knife, leaving a solder thickness of 1-2 mils. The assembled A and B type layers and via pins are subjected to heat and some pressure, which reflows the solder joining the penants 21, 22 to the via pins 30 and conductor segments 35 and 36 to their appropriate X and Y conductor runs. This results in an integral multi-layer circuit with more efficient use of area for conductor interconnections than present used multi-layer systems.
As shown in FIG. 4, the final top layer 50 of the arrangement may receive component parts with socket terminals acting as via pins or ceramic hybrid thick/thin film circuits with holes for access to via pins. The bottom may be inserted to a plastic base or retainer 40 with longer via pins 45 acting as terminals for the multi-layer package.
Areas not required to be connected within the multi-layer package could be protected by solder resist.
It will appreciated by those skilled in the art that the A type layer 10 is a standard component part and thus would be quite cost effective since a large quantity can be processed at one time and stored until ready for assembly in a multi-layer package.
The B type layer 20, although not a standard part, uses a standard tab penant 21, 22 and thus generation of art work for any required pattern becomes relatively simple. The via pins may be interconnected to any level, creating the potential for very complex interconnections. Finally, the scheme gives the circuit designer great flexibility as he can prototype circuits in a very short time.
Although the preferred embodiment of the invention has been illustrated, in that form described in detail, it will be readily apparent to those skilled in the art that various modifications may be made therein without departing from the spirit of the invention or from the scope of the appended claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US2932772 *||Jun 11, 1956||Apr 12, 1960||Western Electric Co||Circuitry systems and methods of making the same|
|US2963626 *||Sep 10, 1957||Dec 6, 1960||Batcher Ralph R||Control systems and apparatus|
|US3904934 *||Mar 26, 1973||Sep 9, 1975||Massachusetts Inst Technology||Interconnection of planar electronic structures|
|US4047132 *||Jun 21, 1976||Sep 6, 1977||International Computers Limited||Multilayer printed circuit boards|
|US4150421 *||Apr 17, 1978||Apr 17, 1979||Fujitsu Limited||Multi-layer printed circuit board|
|US4434321 *||Feb 9, 1982||Feb 28, 1984||International Computers Limited||Multilayer printed circuit boards|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US4700016 *||May 16, 1986||Oct 13, 1987||International Business Machines Corporation||Printed circuit board with vias at fixed and selectable locations|
|US4847446 *||Jun 2, 1988||Jul 11, 1989||Westinghouse Electric Corp.||Printed circuit boards and method for manufacturing printed circuit boards|
|US4888665 *||Feb 19, 1988||Dec 19, 1989||Microelectronics And Computer Technology Corporation||Customizable circuitry|
|US4899439 *||Jun 15, 1989||Feb 13, 1990||Microelectronics And Computer Technology Corporation||Method of fabricating a high density electrical interconnect|
|US4901116 *||Dec 8, 1988||Feb 13, 1990||Konishiroku Photo Industry Co., Ltd.||Developing apparatus|
|US4927983 *||Dec 16, 1988||May 22, 1990||International Business Machines Corporation||Circuit board|
|US5081561 *||Oct 6, 1989||Jan 14, 1992||Microelectronics And Computer Technology Corporation||Customizable circuitry|
|US5097593 *||May 18, 1990||Mar 24, 1992||International Business Machines Corporation||Method of forming a hybrid printed circuit board|
|US5155302 *||Jun 24, 1991||Oct 13, 1992||At&T Bell Laboratories||Electronic device interconnection techniques|
|US5258891 *||Nov 26, 1991||Nov 2, 1993||Kawasaki Steel Corporation||Multichip module with multilayer wiring substrate|
|US5623160 *||Sep 14, 1995||Apr 22, 1997||Liberkowski; Janusz B.||Signal-routing or interconnect substrate, structure and apparatus|
|US5691209 *||Oct 15, 1996||Nov 25, 1997||Liberkowski; Janusz B.||Lattice interconnect method and apparatus for manufacturing multi-chip modules|
|US6131279 *||Jan 8, 1998||Oct 17, 2000||International Business Machines Corporation||Integrated manufacturing packaging process|
|US6198635 *||May 18, 1999||Mar 6, 2001||Vsli Technology, Inc.||Interconnect layout pattern for integrated circuit packages and the like|
|US6739048||Jan 27, 2000||May 25, 2004||International Business Machines Corporation||Process of fabricating a circuitized structure|
|U.S. Classification||174/261, 361/778, 361/792|
|International Classification||H05K3/46, H05K1/00, H05K3/42, H05K1/11, H05K3/40|
|Cooperative Classification||H05K2201/09536, H05K3/4046, H05K1/116, H05K1/0289, H05K2201/09381, H05K2201/09609, H05K3/429, H05K3/4614, H05K1/0287|
|European Classification||H05K1/02M2B, H05K1/11D2|
|Aug 6, 1984||AS||Assignment|
Owner name: GTE COMMUNICATION SYSTEMS CORPORATION NORTHLAKE, I
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:NEESE, WAYNE E.;REEL/FRAME:004295/0282
Effective date: 19840731
|Feb 28, 1989||AS||Assignment|
Owner name: AG COMMUNICATION SYSTEMS CORPORATION, 2500 W. UTOP
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:GTE COMMUNICATION SYSTEMS CORPORATION;REEL/FRAME:005060/0501
Effective date: 19881228
|Dec 4, 1989||FPAY||Fee payment|
Year of fee payment: 4
|Nov 8, 1993||FPAY||Fee payment|
Year of fee payment: 8
|Feb 14, 1998||REMI||Maintenance fee reminder mailed|
|Jun 28, 1998||LAPS||Lapse for failure to pay maintenance fees|
|Sep 8, 1998||FP||Expired due to failure to pay maintenance fee|
Effective date: 19980701