|Publication number||US4609881 A|
|Application number||US 06/607,398|
|Publication date||Sep 2, 1986|
|Filing date||May 3, 1984|
|Priority date||May 17, 1983|
|Also published as||DE3478780D1, EP0125790A2, EP0125790A3, EP0125790B1, EP0125790B2|
|Publication number||06607398, 607398, US 4609881 A, US 4609881A, US-A-4609881, US4609881 A, US4609881A|
|Inventors||John N. Wells|
|Original Assignee||Marconi Instruments Limited|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (4), Referenced by (93), Classifications (9), Legal Events (7)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This invention relates to frequency synthesizers. A frequency synthesizer is capable of generating an output frequency with an accuracy which is generally determined by the accuracy and stability of a reference frequency source. Often a variable frequency oscillator is coupled to the reference frequency source by means of a phase lock loop in which the output frequency fo is related to the reference frequency fr by the relationship fo =N·fr, where N is a divisor by which the output frequency is divided before it is compared with the reference frequency. Conveniently, the factor N is produced by a frequency divider circuit or device, and it is clear that if N is an integer, the smallest increment in output frequency value is necessarily equal to the magniude of the reference frequency fr itself. This means that for a frequency synthesizer requiring fine resolution between its different possible output frequencies (i.e. a small stepsize between adjacent output frequencies), a very low reference frequency is needed, but this, in turn, requires an unacceptably long settling time constant for the phase lock loop.
It has been proposed to overcome this difficulty by using various expedients, particularly involving the use of a number of individual phase locked loops which are inter-related with each other, but these can cause spectrally impure output signals which are unsatisfactory for many applications. Additionally, the expense and complexity of multi-loop frequency synthesizers is a severe disadvantage.
An alternative solution is to adopt non-integral values of N in the relationship given above so that a relatively high value reference frequency can be used to generate output frequencies of fine resolution, while needing only a single phase lock loop to achieve them. Such a technique is often termed fractional-N-synthesis or sometimes called side-step programming. In practice, frequency dividers divide only by integral values, and fractional division is simulated by altering the integral value itself during the course of a division cycle. Thus the non-integer division ratios are simulated by dividing by, say N+1 instead of N on a proportion x of the cycles, giving an average division ratio which approximates closely to N+x where N is the integer portion and x is the fractional portion of the average value: e.g. if the average division ratio is, say. 123.45 then N is 123 and x is 0.45.
Switching between different values of N results in undesirable phase modulation or "jitter" and it has been proposed in U.K. Patent Specification No. 1560233 to negate its effect by generating a correction signal having a magnitude which alters in step with the changes which occur in the value of N so as to cancel the phase modulation which would otherwise appear as spurious sidebands in the synthesized output frequency signal. It is extremely difficult to control the magnitude of this correction signal with the necessary degree of accuracy over the whole of its required range, and the present invention seeks to provide a frequency synthesizer in which this difficulty is overcome.
According to a first aspect of this invention a frequency synthesizer includes a variable frequency oscillator, the output of which is fed via a frequency divider having a variable integer divisor value to a phase comparator, where it is compared with a reference frequency, the phase comparator being arranged to generate a control signal which is dependent on said comparison and which is used to control the frequency of said oscillator; means coupled to said frequency divider and responsive to a given fractional divisor value for periodically altering the divisor value by a predetermined integer amount so that the frequency divider has an effective divisor which corresponds to said fractional divisor value; said means also being arranged to periodically alter the divisor value in accordance with a plurality of predetermined sequences which represent successive rows in Pascal's triangle, the terms of which all sum to zero so as to offset phase differences present at said phase comparator and which stem from the alteration of the divisor value by said predetermined integer amount.
According to a second aspect of this invention, a frequency synthesizer includes a variable frequency oscillator, the output of which is fed via a frequency divider having a variable integer divisor value to a phase comparator, where it is compared with a reference frequency, the phase comparator being arranged to generate a control signal which is dependent on said comparison and which is used to control the frequency of said oscillator; first clocked accumulator means responsive to a fractional divisor value for periodically altering the divisor value by a predetermined integer amount when its contents reaches or exceeds a predetermined value so that the effective divisor value simulates said fractional divisor value; a cascaded plurality of further clocked accumulator means each of which is arranged to periodically alter the divisor value in accordance with respective predetermined sequences the terms of which all sum to zero so as to offset phase differences present at said phase comparator and which stem from the alteration of the divisor value by said predetermined integer amount, said accumulator means being arranged to integrate the contents of the preceding accumulator means.
The invention is further described by way of example with reference to the accompanying drawings in which
FIG. 1 shows a frequency synthesizer in block diagramatic form,
FIG. 2 shows part of it in greater detail, and
FIGS. 3, 4 and 5 are explanatory diagrams relating to the operation of the frequency synthesizer.
Referring to FIG. 1, a frequency synthesizer includes a variable frequency oscillator 1 which is controlled so as to provide a required synthesized output frequency fo at an output terminal 2. The oscillator 1 forms part of a phase locked loop 3 which is operative to generate a control signal which adjusts and constrains the oscillator to operate at the correct frequency value. The phase locked loop 3 locks the output signal to a multiple, which may be an integer or fractional value, of the reference frequency fr which is generated by a stable reference frequency source 4.
The output of the oscillator 1 is also fed via a variable ratio frequency divider 5 to one input of a phase comparator 7, where it is compared with reference frequency fr from the source 4. Any difference in phase or frequency between the two signals which are applied to the phase comparator 7 results in the value of a control signal which is fed via a low pass filter 8 to the oscillator 1 being altered so as to bring the frequency fo to its correct value.
Assuming for the moment that the frequency divider 5 is operative so as to produce an integer divisor value N, then the output frequency fo produced at terminal 2 is given by the relationship fo =N·fr. As previously mentioned, the output frequency fo can be very accurately locked to the reference frequency fr but clearly it can only take values which are integral multiples of the reference frequency, and the multiple is determined by the choice of the value N. A frequency synthesizer of this kind suffers from the disadvantage that if a range of available output frequencies are required which differ from each other by only a small frequency interval or step, then this frequency interval determines the value of the reference frequency, since it must be equal to it. It is becoming increasingly common for the required interval between adjacent variable frequencies to be very small indeed, e.g. as low as 1 Hz, and the consequence of this requirement is that if N can take only integral values, then in theory the reference frequency must be 1 Hz as this follows directly from the above relationship. Clearly, reference frequencies of such a low value are not practicable, as they cannot provide stable oscillator outputs and the long settling time of the phase locked loop would be unacceptable, as it would be of the order of several seconds.
It has been proposed to obtain output frequencies having relatively small step intervals from a reference frequency having an acceptably high value by periodically altering the value of N during a single division cycle so as to simulate a fractional value. Such a process is commonly known as "fractional N frequency synthesis". Periodic alteration of the value of N has previously resulted in very undesirable phase modulation or jitter, in the signal which is applied to the phase comparator.
The divisor value of the frequency divider 5 is controlled by means of an adder 10, which receives from an input interface device 11, information over line 12 concerning the most significant bits of the required output frequency. These most significant bits refer to the integer portion of the overall frequency divisor value. In general, however, the required divisor value will not be an integer, but will instead include a fractional portion which is determined by the least significant bits of a required output frequency value. This information is fed over a line 13 to a series of cascaded accumulators 14, 15, 16 and 17. In this example only four accumulators are illustrated but additional accumulators can be provided as necessary.
The way in which data is transferred from one accumulator to another is explained in more detail subsequently with reference to FIG. 2. All of the accumulators have the same capacity, but because of the way they are inter-connected, those accumulators furthest away from the input interface device 11 will fill more rapidly than the others. When an accumulator is completely full, and its contents have thus reached a predetermined value, it generates an overflow or "carry" signal which is used to modify the effective division ratio of the frequency divider 5. The nominal integer value of the divisor is altered temporarily by an amount which depends on the accumulator which generates the instruction. It will be seen that the various inputs to the adder 10 carry an indication as to the polarity and size of change to the value N which is to be temporarily made. Apart from the first accumulator 14, the remaining accumulators 15, 16, 17 generate a sequence of alterations to the divisor value N in response to a single "carry" signal. Thus, accumulator 15 causes the value of N to increase by a value of 1, and then after a short delay to decrease by the same value. As will be seen, the accumulator 17 causes N to alter by the sequence of values +1, -3, +3, -1, and in each case the values of the terms in the sequence sum to zero so that there is no net effect on the simulated divisor value. The number of delay devices depends on the length of the sequence; thus accumulator 15 requires only a single delay device 18, accumulator 16 uses two delay devices 19, 20 and accumulator 17 uses the delay devices 21, 22, 23. In each case the delay device is a D-type bistable, and is clocked, like the accumulators, by the output of the divider 5. They could, however, be clocked by the output of the reference frequency source, since the two signals have the same frequency once the phase locked loop 3 has achieved lock. In general, each sequence is represented by successive rows of Pascal's triangle. Such a triangle is shown in FIG. 5 in which the first four rows relate to the accumulators 14, 15, 16, 17. The fifth and sixth rows indicate how the series of sequences would be developed as additional accumulators are added.
Referring to FIG. 2 in conjunction with FIG. 1, the fractional part of the required divisor value is fed over line 13 to terminal 30 of the accumulator 14 and is entered into the adder 31 so that it is added to an amount held in a latch 34. The new sum is instantly made available to the output terminal 33 and is also entered into the latch 34. On the next clock signal the contents of the latch 34 are clocked out and added to the same fractional part which is continuously present at terminal 30 to form a new, increased sum. FIG. 2 represents accumulator 14, but each of the accumulators 15, 16 and 17 also have the same configuration so that the output terminal 33 of accumulator 14 also represents the input terminal of accumulator 15.
The way in which the contents of the accumulators increase is described more fully with reference to the table shown in FIG. 3 for a series of ten clock pulses. It is assumed that initially all four accumulators are empty, and that in this example x equals unity and the value x is presented to the first accumulator 14 via lead 13, i.e. x represents the fractional part of the divisor value and is denoted by the least significant bits (lsb) on line 13. Thus on, say, clock pulse 4, accumulator 14 adds the value 1 to the value 3 already held in its latch to form a new contents of 4. Similarly accumulator 15 adds the value 4 (obtained from accumulator 14) to the value 6 already held in its latch to form a new contents of 10. Accumulator 16 adds the value 10 (obtained from accumulator 15) to the value 10 already held in its own latch to form a new contents of 20. Similarly, accumulator 17 produces an output of 35 on the 4th clock pulse.
As already mentioned, all accumulators have the same capacity, e.g. 100, and each time the capacity is filled, the carry signal is used to temporarily alter the value of N in the adder 10 on the occurrence of the next clock pulse. For each accumulator the overflow digit is shown as a C in brackets as it represents the "carry" value, and the accumulator holds only the remaining "tens" and "units". Although each accumulator is shown as being a separate device with a fixed capacity, clearly this need not be so as their function is merely to indicate when the respective accumulated sums reach predetermined threshold values. As such, they could take a variety of forms and need not be physically separate. This function could, in fact, be executed as part of a software routine, but of course, some form of accumulator means must be provided to generate the sequences.
Instead of providing the accumulators, or their equivalent software, the composite sequence, which is generated by the adder 10 from the individual sequences fed to it, can be obtained by first generating or calculating the sequence, and entering it into a store for subsequent use. Thus the accumulators 14, 15, 16, 17 and the delay circuits 18 to 23 can be replaced by a store which is accessed by the input interface 11. Such an alternative is practicable only where a very few predetermined fractional divisor values are needed, since the instants in time in which particular sequences are required will depend on these values. If the values are not predetermined, it will be necessary to derive them as needed using the illustrated circuits or their equivalents.
The overall effect of these changes in the value of the divisor is illustrated in FIG. 4. The target, i.e. ideal phase, of the signal produced by the divider 5 is plotted against time, and compared with the actual phase variations which are produced by using different numbers of accumulators. Thus, waveform 4A shows the effect of accumulator 14, and the single abrupt step represents the point at which the value of the integer N changes so as to simulate a fractional value. Waveform 4B represents the coarse action of the second accumulator 15 in combination with accumulator 14 in backing off the phase values. The low frequency component of this waveform is still very significant and would result in severe phase noise on the output signal at terminal 2. Waveform 4C represents the combined action of the three accumulators 14, 15 and 16, and is a waveform from which low frequency components have been largely removed. When it is compared with the reference source by the phase comparator 7, and the resulting control signal passed through the low-pass loop filter 8, the residual phase noise is negligible. The provision of the fourth accumulator 17 provides even further improvement, and additional cascaded accumulators can be provided as necessary, depending on the level of phase noise which is acceptable.
In general, it can be stated that the arrangement of cascaded accumulators has several properties. Every accumulator integrates the contents of the previous accumulator. Every accumulator, when it overflows, produces carry signals that cause modifications to the division ratio such as to back off the value of the parameter being accumulated. The pattern of modifications to the division ratio caused by the overflow of a particular accumulator is a summation of the pattern caused by an overflow from the previous accumulator with a similar pattern whose values are all negated and displaced in time by one clock period. It is this process which is represented by the Pascal triangle shown in FIG. 5. The total modification to the division ratio is a summation of the patterns caused by the overflow from all the accumulators.
However, as previously indicated, the function of the accumulators 15, 16, 17 is very different to that of accumulator 14. Accumulator 15 represents, in effect, just the first term of a correction network whose second and third other terms are provided by accumulators 16 and 17 respectively.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4206425 *||Aug 29, 1978||Jun 3, 1980||Rca Corporation||Digitized frequency synthesizer|
|US4330758 *||Feb 20, 1980||May 18, 1982||Motorola, Inc.||Synchronized frequency synthesizer with high speed lock|
|GB1560233A *||Title not available|
|GB2026268A *||Title not available|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US4686488 *||Jan 31, 1986||Aug 11, 1987||Plessey Overseas Limited||Fractional N frequency synthesizer with modulation compensation|
|US4816774 *||Jun 3, 1988||Mar 28, 1989||Motorola, Inc.||Frequency synthesizer with spur compensation|
|US4918403 *||Mar 27, 1989||Apr 17, 1990||Motorola, Inc.||Frequency synthesizer with spur compensation|
|US4994768 *||Mar 26, 1990||Feb 19, 1991||Motorola, Inc.||Frequency synthesizer with FM modulation|
|US5021754 *||Jul 16, 1990||Jun 4, 1991||Motorola, Inc.||Fractional-N synthesizer having modulation spur compensation|
|US5038117 *||Sep 7, 1990||Aug 6, 1991||Hewlett-Packard Company||Multiple-modulator fractional-N divider|
|US5055802 *||Apr 30, 1990||Oct 8, 1991||Motorola, Inc.||Multiaccumulator sigma-delta fractional-n synthesis|
|US5070310 *||Aug 31, 1990||Dec 3, 1991||Motorola, Inc.||Multiple latched accumulator fractional N synthesis|
|US5093632 *||Aug 31, 1990||Mar 3, 1992||Motorola, Inc.||Latched accumulator fractional n synthesis with residual error reduction|
|US5166642 *||Feb 18, 1992||Nov 24, 1992||Motorola, Inc.||Multiple accumulator fractional N synthesis with series recombination|
|US5305362 *||Dec 10, 1992||Apr 19, 1994||Hewlett-Packard Company||Spur reduction for multiple modulator based synthesis|
|US5517534 *||Nov 14, 1994||May 14, 1996||Tektronix, Inc.||Phase locked loop with reduced phase noise|
|US5764711 *||Jul 30, 1996||Jun 9, 1998||Nec Corporation||Phase-locked loop frequency synthesizer|
|US5777521 *||Aug 12, 1997||Jul 7, 1998||Motorola Inc.||Parallel accumulator fractional-n frequency synthesizer|
|US5847615 *||Oct 10, 1997||Dec 8, 1998||Rohde & Schwarz Gmbh & Co. Kg||Frequency synthesizer operating according to the principle of fractional frequency synthesis|
|US6011815 *||Sep 16, 1997||Jan 4, 2000||Telefonaktiebolaget Lm Ericsson||Compensated ΔΣ controlled phase locked loop modulator|
|US6032028 *||Feb 3, 1997||Feb 29, 2000||Continentral Electronics Corporation||Radio transmitter apparatus and method|
|US6047029 *||Sep 16, 1997||Apr 4, 2000||Telefonaktiebolaget Lm Ericsson||Post-filtered delta sigma for controlling a phase locked loop modulator|
|US6075834 *||Feb 19, 1998||Jun 13, 2000||Matsushita Electric Industrial Co., Ltd.||Frequency divider|
|US6141394 *||Dec 22, 1997||Oct 31, 2000||Philips Electronics North America Corporation||Fractional-N frequency synthesizer with jitter compensation|
|US6236703||Mar 31, 1999||May 22, 2001||Philsar Semiconductor Inc.||Fractional-N divider using a delta-sigma modulator|
|US6385276||Jun 12, 2001||May 7, 2002||Rf Micro Devices, Inc.||Dual-modulus prescaler|
|US6433643 *||Feb 22, 2000||Aug 13, 2002||Rockwell Collins, Inc.||Reduced latency differentiator|
|US6442381||Oct 30, 1998||Aug 27, 2002||Echelon Corporation||Method and apparatus for defining and generating local oscillator signals for down converter|
|US6448831||Jun 12, 2001||Sep 10, 2002||Rf Micro Devices, Inc.||True single-phase flip-flop|
|US6484018||Jan 25, 2001||Nov 19, 2002||Echleon Corporation||Method and apparatus for defining and generating local oscillator signals for down converter|
|US6570452||Sep 26, 2001||May 27, 2003||Ashvattha Semiconductor, Inc.||Fractional-N type frequency synthesizer|
|US6581082||Feb 22, 2000||Jun 17, 2003||Rockwell Collins||Reduced gate count differentiator|
|US6693468||Jun 12, 2001||Feb 17, 2004||Rf Micro Devices, Inc.||Fractional-N synthesizer with improved noise performance|
|US6717998||Dec 12, 2000||Apr 6, 2004||Matsushita Electric Industrial Co., Ltd.||Frequency synthesizer apparatus equipped with fraction part control circuit, communication apparatus, frequency modulator apparatus, and frequency modulating method|
|US6728526||Feb 26, 2001||Apr 27, 2004||Matsushita Electric Industrial Co., Ltd.||Fractional-N frequency synthesizer with multiple clocks having different timings|
|US6779010||Jun 12, 2001||Aug 17, 2004||Rf Micro Devices, Inc.||Accumulator with programmable full-scale range|
|US6834084||May 6, 2002||Dec 21, 2004||Rf Micro Devices Inc||Direct digital polar modulator|
|US7003049||Jun 12, 2001||Feb 21, 2006||Rf Micro Devices, Inc.||Fractional-N digital modulation with analog IQ interface|
|US7038509||Oct 27, 2003||May 2, 2006||National Semiconductor Corporation||Method and system for providing a phase-locked loop with reduced spurious tones|
|US7050525||Dec 8, 2003||May 23, 2006||Matsushita Electric Industrial Co., Ltd.||Frequency synthesizer apparatus equipped with fraction part control circuit, communication apparatus, frequency modulator apparatus, and frequency modulating method|
|US7110486||Jan 18, 2006||Sep 19, 2006||Matsushita Electric Industrial Co., Ltd.||Frequency synthesizer apparatus equipped with fraction part control circuit, communication apparatus, frequency modulator apparatus, and frequency modulating method|
|US7208990||Apr 28, 2006||Apr 24, 2007||Giga-Tronics, Inc.||Low noise microwave frequency synthesizer having loop accumulation|
|US7215167||Apr 28, 2006||May 8, 2007||Giga-Tronics, Inc.||Low noise microwave frequency synthesizer having fast switching|
|US7274231||Sep 15, 2005||Sep 25, 2007||Integrated Device Technology, Inc.||Low jitter frequency synthesizer|
|US7274748||Jun 2, 2004||Sep 25, 2007||Rf Micro Devices, Inc.||AM to FM correction system for a polar modulator|
|US7482885||Dec 29, 2005||Jan 27, 2009||Orca Systems, Inc.||Method of frequency synthesis for fast switching|
|US7486743||Dec 29, 2003||Feb 3, 2009||Intel Corporation||Device and method of measuring frequency domain response in RF modulator|
|US7514970||Aug 23, 2006||Apr 7, 2009||Giga-Tronics, Inc.||Decimal frequency synthesizer|
|US7519349||Feb 17, 2006||Apr 14, 2009||Orca Systems, Inc.||Transceiver development in VHF/UHF/GSM/GPS/bluetooth/cordless telephones|
|US7529523||Aug 23, 2005||May 5, 2009||Rf Micro Devices, Inc.||N-th order curve fit for power calibration in a mobile terminal|
|US7545880||Aug 29, 2007||Jun 9, 2009||Rf Micro Devices, Inc.||Multiple polynomial digital predistortion|
|US7551686||Jun 23, 2004||Jun 23, 2009||Rf Micro Devices, Inc.||Multiple polynomial digital predistortion|
|US7689182||Mar 30, 2010||Rf Micro Devices, Inc.||Temperature compensated bias for AM/PM improvement|
|US7801244||May 16, 2002||Sep 21, 2010||Rf Micro Devices, Inc.||Am to AM correction system for polar modulator|
|US7877060||Feb 6, 2006||Jan 25, 2011||Rf Micro Devices, Inc.||Fast calibration of AM/PM pre-distortion|
|US7898345||Dec 12, 2008||Mar 1, 2011||Orca Systems, Inc.||Method of frequency synthesis for fast switching|
|US7962108||Jun 14, 2011||Rf Micro Devices, Inc.||Adaptive AM/PM compensation|
|US7979046||Dec 12, 2008||Jul 12, 2011||Orca Systems, Inc.||Transceiver development in VHF/UHF/GSM/GPS/bluetooth/cordless telephones|
|US7991071||May 16, 2002||Aug 2, 2011||Rf Micro Devices, Inc.||AM to PM correction system for polar modulator|
|US8009762||Apr 17, 2007||Aug 30, 2011||Rf Micro Devices, Inc.||Method for calibrating a phase distortion compensated polar modulated radio frequency transmitter|
|US8224265||Jun 13, 2005||Jul 17, 2012||Rf Micro Devices, Inc.||Method for optimizing AM/AM and AM/PM predistortion in a mobile terminal|
|US8489042||Oct 8, 2010||Jul 16, 2013||Rf Micro Devices, Inc.||Polar feedback linearization|
|US8502575||Sep 23, 2011||Aug 6, 2013||Texas Instruments Incorporated||Fractional-N PLL using multiple phase comparison frequencies to improve spurious signal performance|
|US20030031267 *||Jun 12, 2001||Feb 13, 2003||Hietala Alex Wayne||Fractional-N digital modulation with analog IQ interface|
|US20030206056 *||May 6, 2002||Nov 6, 2003||Hietala Alexander Wayne||Direct digital polar modulator|
|US20030215025 *||May 16, 2002||Nov 20, 2003||Hietala Alexander Wayne||AM to PM correction system for polar modulator|
|US20030215026 *||May 16, 2002||Nov 20, 2003||Hietala Alexander Wayne||AM to AM correction system for polar modulator|
|US20040081266 *||Dec 8, 2003||Apr 29, 2004||Hisashi Adachi|
|US20060115036 *||Jan 18, 2006||Jun 1, 2006||Hisashi Adachi|
|US20070152757 *||Dec 29, 2005||Jul 5, 2007||Sridharan Kartik M||Novel method of frequency synthesis for fast switching|
|US20070197183 *||Feb 17, 2006||Aug 23, 2007||Guruswami Sridharan||Transceiver development in VHF/UHF/GSM/GPS/bluetooth/cordless telephones|
|US20080048733 *||Aug 23, 2006||Feb 28, 2008||Roland Hassun||Decimal frequency synthesizer|
|US20080136468 *||Dec 29, 2006||Jun 12, 2008||Dandan Li||Method and system for doubling phase-frequency detector comparison frequency for a fractional-n pll|
|US20090146747 *||Dec 12, 2008||Jun 11, 2009||Sridharan Kartik M||Novel method of frequency synthesis for fast switching|
|US20090147884 *||Dec 12, 2008||Jun 11, 2009||Guruswami Sridharan||Transceiver development in vhf/uhf/gsm/gps/bluetooth/cordless telephones|
|US20110133797 *||Jun 9, 2011||Orca Systems, Inc.||Novel method of frequency synthesis for fast switching|
|DE4192071C2 *||Aug 16, 1991||Feb 22, 1996||Motorola Inc||Vorrichtung zur Frequenzsynthese unter Verwendung nicht ganzzahliger Frequenzteilungsverhältnisse|
|DE4192081C2 *||Aug 1, 1991||Feb 1, 1996||Motorola Inc||Vorrichtung zur Frequenzsynthese unter Verwendung nicht ganzzahliger Frequenzteilungsverhältnisse|
|DE4325728A1 *||Jul 30, 1993||Jun 16, 1994||Hewlett Packard Co||Störreduktion für eine auf mehreren Modulatoren basierende Synthese|
|EP0438867A2 *||Nov 27, 1990||Jul 31, 1991||Hewlett-Packard Company||Multiple-modulator fractional-N divider|
|EP0998043A2 *||Nov 1, 1999||May 3, 2000||Echelon Corporation||Method and apparatus for defining and generating local oscillator signals for down converter|
|EP1148648A1 *||Jan 29, 2001||Oct 24, 2001||Matsushita Electric Industrial Co., Ltd.||Frequency synthesizer|
|EP1171954A2 *||Apr 14, 2000||Jan 16, 2002||Tait Electronics Limited||Improvements relating to frequency synthesisers|
|WO1989012362A1 *||May 11, 1989||Dec 14, 1989||Motorola, Inc.||Frequency synthesizer with spur compensation|
|WO1990011643A1 *||Mar 26, 1990||Oct 4, 1990||Motorola, Inc.||Frequency synthesizer with fm modulation|
|WO1991017604A1 *||Apr 22, 1991||Nov 14, 1991||Motorola, Inc.||Multiaccumulator sigma-delta fractional-n synthesis|
|WO1992002077A1 *||Jun 17, 1991||Feb 6, 1992||Motorola, Inc.||Fractional-n synthesizer having modulation spur compensation|
|WO1992004766A1 *||Aug 1, 1991||Mar 19, 1992||Motorola, Inc.||Multiple latched accumulator fractional n synthesis|
|WO1992004767A1 *||Aug 16, 1991||Mar 19, 1992||Motorola, Inc.||Latched accumulator fractional n synthesis with residual error reduction|
|WO1993016523A1 *||Dec 23, 1992||Aug 19, 1993||Motorola, Inc.||Multiple accumulator fractional n synthesis with series recombination|
|WO1999008386A1 *||May 8, 1998||Feb 18, 1999||Motorola Inc.||Parallel accumulator fractional-n frequency synthesizer|
|WO1999033181A2 *||Dec 7, 1998||Jul 1, 1999||Koninklijke Philips Electronics N.V.||Fractional-n frequency synthesizer with jitter compensation|
|WO1999033181A3 *||Dec 7, 1998||Sep 10, 1999||Koninkl Philips Electronics Nv||Fractional-n frequency synthesizer with jitter compensation|
|WO2000069074A1 *||May 11, 2000||Nov 16, 2000||Tait Electronics Limited||Nested modulator arrangement|
|WO2002080369A2 *||Mar 25, 2002||Oct 10, 2002||Koninklijke Philips Electronics N.V.||Baud rate generator with fractional divider|
|WO2002080369A3 *||Mar 25, 2002||Dec 27, 2002||Koninkl Philips Electronics Nv||Baud rate generator with fractional divider|
|WO2007079098A2||Dec 27, 2006||Jul 12, 2007||Sridharan Kartik M||A novel method of frequency synthesis for fast switching|
|U.S. Classification||331/1.00A, 331/18, 331/25, 331/16, 455/260, 375/376|
|May 3, 1984||AS||Assignment|
Owner name: MARCONI INSTRUMENTS LIMITED, LONGACRE HATFIELD ROA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:WELLS, JOHN N.;REEL/FRAME:004504/0692
Effective date: 19840419
|Dec 2, 1989||FPAY||Fee payment|
Year of fee payment: 4
|Apr 12, 1994||REMI||Maintenance fee reminder mailed|
|Apr 22, 1994||SULP||Surcharge for late payment|
|Apr 22, 1994||FPAY||Fee payment|
Year of fee payment: 8
|Feb 12, 1998||FPAY||Fee payment|
Year of fee payment: 12
|Jan 18, 2002||AS||Assignment|
Owner name: IFR LIMITED, UNITED KINGDOM
Free format text: CHANGE OF NAME;ASSIGNOR:MARCONI INSTRUMENTS LIMITED;REEL/FRAME:012973/0217
Effective date: 19980220