|Publication number||US4729965 A|
|Application number||US 06/855,616|
|Publication date||Mar 8, 1988|
|Filing date||Jul 31, 1985|
|Priority date||Aug 10, 1984|
|Also published as||DE3587617D1, DE3587617T2, EP0189486A1, EP0189486A4, EP0189486B1, WO1986001338A1|
|Publication number||06855616, 855616, PCT/1985/432, PCT/JP/1985/000432, PCT/JP/1985/00432, PCT/JP/85/000432, PCT/JP/85/00432, PCT/JP1985/000432, PCT/JP1985/00432, PCT/JP1985000432, PCT/JP198500432, PCT/JP85/000432, PCT/JP85/00432, PCT/JP85000432, PCT/JP8500432, US 4729965 A, US 4729965A, US-A-4729965, US4729965 A, US4729965A|
|Inventors||Yoichi Tamaki, Kazuhiko Sagara, Norio Hasegawa, Shinji Okazaki, Toshihiko Takakura, Hirotaka Nishizawa|
|Original Assignee||Hitachi, Ltd.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (11), Referenced by (36), Classifications (23), Legal Events (5)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This invention relates generally to a method of producing a semiconductor device, and more particularly to a method of easily producing a semiconductor device which is suitable for producing a bipolar semiconductor device having a high packing density.
Many methods of producing bipolar type semiconductor devices have been proposed to this date in order to improve the operating speed and packing density of the devices, as is well known in the art.
For instance, a method has been proposed which forms a base contact and an emitter by self-alignment so as to improve the packing density (T. Sakai et al, JJAP, vol. 20-1, 155, 1981).
Since the base contact and the emitter can be formed by self-alignment as described above, this method has a characterizing feature in that a bipolar transistor having an extremely small occupying area but having high performance can be obtained without using fine lithography.
However, this method is not without drawbacks, in that the production process is complicated, and bipolar transistors having uniform characteristics cannot be formed easily because the emitter area is likely to vary. Therefore, a method which can be practised more simply and more easily has been desired.
It is an object of the present invention to provide a method of producing a semiconductor device which eliminates the problems with the prior art methods described above and can produce bipolar semiconductor devices having a high packing density with a high yield.
To accomplish the object described above, the present invention first forms a hole for a base contact at a peripheral portion of a region in which an emitter is to be formed, then forms an emitter hole by lithography at a position spaced apart from the base contact hole by a predetermined distance necessary for securing a high breakdown voltage, and extends an external base consisting of a polycrystalline silicon film or a metal silicide film from the base contact hole to a position below the wiring.
The lithography technique is practised in the following manner, as is well known in the art.
A film whose solubility changes when it is irradiated with light, an electron beam or X-rays (i.e., resist film) is coated on the entire surface of a meaterial to be worked such as a semiconductor substrate, an insulating film, a metal film or a polycrystalline silicon film, and the light, electron beam or X-rays are then radiated selectively to desired portions of the resist film so as to change the solubility of the irradiated portions. If the resist is of a negative type, the solubility of the irradiated portions drops, and if it is of a positive type, the solubility increases.
The portions of the resist film having a high solubility are removed by development, and the exposed portions of the material to be worked are etched.
In this manner, the desired portions of the material to be worked can be selectively etched and a desired pattern can be formed.
The method which radiates light to change the solubility of the resist film is referred to as "photolithography". Similarly, the methods which radiate the electron beam and X-rays are referred to as "electron beam lithography" and "X-ray lithography", respectively.
FIG. 1 is a process diagram showing one embodiment of the present invention;
FIGS. 2, 3 and 4 are sectional view, plan view and diagram useful for explaining the positional deviation of an emitter in the present invention, respectively;
FIG. 5 is a process diagram showing another embodiment of the present invention; and
FIG. 6 is a sectional view showing still another embodiment of the present invention.
FIGS. 1(a) through 1(f) are process diagrams useful for explaining one embodiment of the present invention.
First of all, a collector buried layer 2 having a conductivity type opposite to that of a silicon substrate 1 is formed by knowm methods on the surface of the silicon substrate 1 as shown in FIG. 1(a), and a 1 μm-thick silicon epitaxial layer 3 of a conductivity opposite to that of the silicon substrate 1 is then formed on the substrate surface.
An SiO2 film 4 is formed by thermal oxidation of the surface of the silicon epitaxial layer 3, and an Si3 N4 film 5 is deposited thereon by the known CVD technique. Unnecessary portions are selectively removed by photo-etching, thereby forming isolated patterns consisting of the laminated Si3 N4 /SiO2 films 4, 5.
The surface of the exposed portion of the epitaxial layer 3 is removed in a thickness ranging from 0.3 to 0.5 μm by etching, and thermal oxidation treatment is then carried out using the Si3 N4 film 5 described above as a mask, forming an about 1 μm thick isolation oxide film 6 as shown in FIG. 1(b). The remaining Si3 N4 film 5 and SiO2 film 4 are thereafter removed.
After an impurity doped region 7 for an external collector is formed by selectively doping an impurity having the same conductivity type as that of the collector buried layer 2, a 30 to 60 nm-thick silicon dioxide (SiO2) film 8 is formed again by thermal oxidation of the surface of the epitaxial layer 3, and ion implantation is further effected using a resist film 9 as a mask to form a base 10 having the conductivity type opposite to that of the epitaxial layer 3.
After the resist film 9 is removed, an Si3 N4 film 11 is formed on the entire surface as shown in FIG. 1(c), and desired portions are selectively removed by photo-etching to form a contact hole 12 for external base. In this case, it is possible to employ ordinary photolithography technique using ultraviolet rays, but if the desired portions of the Si3 N4 film 11 are selectively removed by electron beam lithography, an extremely fine contact hole 12 which is below about 0.5 μm wide can be formed.
Next, a polycrystalline silicon film 13 is formed as shown in FIG. 1(d), and an impurity having the same conductivity type as that of the base 10 is doped. Then, the portion at which the emitter is to be formed is selectively etched and removed, an emitter hole 14 is formed. Incidentally, the portions which are not necessary for the external base among the polycrystalline silicon film 13 are simultaneously etched and removed in this case. If the known electron beam lithography is used in the same way as in the case of the contact hole for the external base, an extremely fine emitter hole which is below about 0.5 μm wide can be formed. That is, after a resist film is formed on the entire surface, desired portions are irradiated and then developed, and the exposed polycrystalline silicon film is removed. It is evident that ordinary photolithography can be employed in this treatment.
Next, as shown in FIG. 1(e), the surface of the polycrystalline silicon film 13 is oxidized to form an SiO2 film 15. The exposed portions of the Si3 N4 film and SiO2 film described above are then directionally etched by reactive ion etching using a resist film 16 having a hole slightly larger than the hole 14, thereby forming an emitter contact hole 17.
As shown in FIG. 1(f), a polycrystalline silicon film 18 for forming an emitter, to which large quantities of an impurity having the conductivity type opposite to that of the base is doped, is formed inside the emitter hole 17, and is then heated in order to diffuse the impurity in the polycrystalline silicon film 18 into the base region 10, and thereby to form an emitter 19. In this case, the impurity which is contained in the external base 13 and has the same conductivity as that of the base 10 is simultaneously diffused into the epitaxial layer 3, forming a graft base layer 20 having a high impurity concentration. Therefore, electric connection between the intrinsic base region 10 and the polycrystalline silicon film (external base) can be established reliably.
Finally, a base electrode 21, an emitter electrode 22 and a collector electrode 23 are formed to complete a bipolar transistor.
The variance of the emitter dimension of the bipolar transistors produced in this manner is about 5%. The variance of the emitter dimension in the conventional bipolar transistors produced by use of self-alignment not only for the base contact but also for the emitter is about 30%. Therefore, the present invention can remarkably improve the accuracy of the emitter formation and can stabilize the transistor characteristics.
Since the production process is reduced to about 2/3 by the present invention, producibility and yield can be approximately doubled.
In the present invention, the hole for forming the emitter is formed by lithography as described above.
Therefore, an emitter having a high dimensional accuracy can be formed by a simple process, but positional deviation occurs inevitably at the time of mask alignment.
FIG. 2 shows the structure of the transistor when the emitter contact hole is formed where the mask is misaligned to the left in relation to the contact hole for the external base, and the emitter 19 misaligned to the left.
The condition in which a problem such as a leakage current does not occur at the base-emitter junction is expressed by the following formula (1) as shown in FIG. 2:
Where a is the distance from the contact hole for the external base and the end portion of the graft base 20, b is the distance between the emitter contact hole and the end portion of the emitter 19 and c is the distance between the contact hole for the external base and the emitter contact hole.
When a=0.1 μm and b=0.2 μm, for example, the problem described above does not occur if c is at least 0.3 μm. Assuming that the mask alignment error occurring this time is 0.2 μm, there is no posibility that graft base region 20 will come into contact with the emitter 19 if c is at least 0.5 μm.
Another problem resulting from the position deviation at the time of mask alignment is the increase of base resistance.
For instance, if the position deviation of the emitter occurs in a transistor having a planar structure shown in FIG. 3, the base resistance fluctuates as shown in FIG. 4.
In FIG. 3, reference numeral 24 represents an isolation pattern, 25 is a pattern for a contact hole for external base, 26 is an emitter hole pattern and 27 is a base contact pattern. The dimension of the emitter hole pattern 26 is 0.7 μm×2.0 μm.
If the alignment error at the time of mask alignment occurs in a direction represented by an arrow a, it is confirmed that the change of the base resistance resulting from the alignment error is within the range +5% to -10% as can be seen clearly from FIG. 4.
Mask alignment accuracy of 0.2 μm can be attained with photolithography using light, but if electron beam lithography is used, the alignment error can be further reduced and the change of the base resistance can be further reduced.
If the distance between the contact hole for external base and the emitter contact hole satisfies the formula (1) above, the occurrence of abnormalities such as leakage current can be prevented and even if the mask alignment error occurs to some extent, the effect upon the transistor characteristics is extremely small, so that a satisfactory bipolar transistor can be formed.
In Example 1 described above, both the contact hole for the external base and the emitter contact hole are formed by lithography using a mask, but the contact hole for the external base can be formed without using the fine lithographic technique.
First of all, as shown in FIG. 5(a), an SiO2 film 29 is formed on a silicon substrate 28, and ion implantation is then performed using a photoresist film as a mask to form an intrinsic base region 30.
An Si3 N4 film 31 and a polycrystalline silicon film 32 are sequentially deposited, and an impurity having the same conductivity as that of the base 30 (boron, for example, if the base is of the P type) is doped into the polycrystalline silicon film 32. Thereafter, the polycrystalline silicon film 32 on the base is selectively etched and removed.
Next, thermal oxidation is carried out to form an SiO2 film 33 on the surface of the polycrystalline silicon film 32 as shown in FIG. 5(b), and a non-doped polycrystalline silicon film 34 to which no impurity is substantially doped is further formed on the SiO2 film 33. The non-doped polycrystalline silicon film 34 is then removed in such a manner as to leave a region which is greater by 0.5 to 1.0 μm than the open portion.
After the SiO2 film 33 is etched and removed using a buffered HF solution, the exposed portion of the Si3 N4 film 31 below the eaves of the non-doped polycrystalline silicon film 34 is etched and removed using hot phosphoric acid.
The non-doped polycrystalline silicon film 34 is selectively removed as shown in FIG. 5(d) using an etching solution for etching the non-doped polycrystalline silicon (hydrazine, for example, when the doped impurity is boron) without etching the polycrystalline silicon to which the impurity is doped, and then the exposed portion of the SiO2 film 29 is removed. There is thus formed a contact hole for external base which is from 0.2 to 0.4 μm wide.
A polycrystalline silicon film 35 is formed on the entire surface as shown in FIG. 5(e), and an impurity having the same conductivity type as the base 30 is doped. Desired portions of the polycrystalline silicon film 35 are selectively removed by known photoetching technique, and an emitter hole 36 is formed.
The subsequent steps are the same as those of Example 1. As shown in FIG. 5(f), a polycrystalline silicon film 18 to which large quantities of an impurity having a conductivity type opposite to that of the base 30 is doped is formed in such a manner as to cover at least the emitter hole 36, and heating is then performed to form an emitter 19 and a graft base 20.
A protective film and wirings are thereafter formed by a known method to complete a bipolar transistor.
It is confirmed that this example, too, can provide the same transistor characteristics as those of Example 1.
This example aims to isolate the bipolar transistors, which are formed in accordance with Example 1 or 2, by use of a groove having a U-shaped cross-section. The cross-sectional structure is shown in FIG. 6.
In other words, this example packs SiO2 films 36, 39, an Si3 N4 film 37 and a polycrystalline silicon film 38 into the groove formed in the device isolation region so as to isolate the devices (transistors) from each other. This example is particularly effective for reducing the necessary area and parasitic capacitance.
In the examples given above, polycrystalline silicon is used for the external base, but silicides of various metals such as W, Mo, Ni, and the like, can be used, and the base resistance can be further reduced by so doing. This holds true also of polycrystalline silicon used for the emitter diffusion, and good results can be obtained by use of silicides of various metals. In either case, extremely satisfactory results can be obtained if heating is carried out while a polycrystalline silicon layer is interposed between the semiconductor substrate and the silicide layer. The emitter can of course be formed by ion implantation in place of thermal diffusion.
The present invention can easily and simply form an emitter having a high dimensional accuracy, and can therefor obtain a far higher yield than the conventional production methods which form the base contact and the emitter by the self-alignment method.
Since the emitter is formed by ordinary lithographic technique, a positional error at the time of mask alignment occurs inevitably, but the effect resulting from the positional error upon the transistor characteristics is negligible, and bipolar transistors having high performance can be produced stably and with high producibility.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4157269 *||Jun 6, 1978||Jun 5, 1979||International Business Machines Corporation||Utilizing polysilicon diffusion sources and special masking techniques|
|US4160991 *||Oct 25, 1977||Jul 10, 1979||International Business Machines Corporation||High performance bipolar device and method for making same|
|US4190466 *||Dec 22, 1977||Feb 26, 1980||International Business Machines Corporation||Method for making a bipolar transistor structure utilizing self-passivating diffusion sources|
|US4408387 *||Sep 28, 1982||Oct 11, 1983||Fujitsu Limited||Method for producing a bipolar transistor utilizing an oxidized semiconductor masking layer in conjunction with an anti-oxidation mask|
|US4437897 *||May 18, 1982||Mar 20, 1984||International Business Machines Corporation||Fabrication process for a shallow emitter/base transistor using same polycrystalline layer|
|US4460417 *||Oct 22, 1982||Jul 17, 1984||Nippon Telegraph & Telephone Public Corporation||Method of manufacturing insulating film and electric device utilizing the same|
|US4483726 *||Jul 25, 1983||Nov 20, 1984||International Business Machines Corporation||Double self-aligned fabrication process for making a bipolar transistor structure having a small polysilicon-to-extrinsic base contact area|
|US4531282 *||Jan 17, 1984||Jul 30, 1985||Nippon Telegraph And Telephone Public Corp.||Bipolar transistors having vertically arrayed collector-base-emitter with novel polycrystalline base electrode surrounding island emitter and method of making same|
|US4581319 *||Jun 1, 1984||Apr 8, 1986||Siemens Aktiengesellschaft||Method for the manufacture of bipolar transistor structures with self-adjusting emitter and base regions for extreme high frequency circuits|
|US4590666 *||Jan 31, 1985||May 27, 1986||Fujitsu Limited||Method for producing a bipolar transistor having a reduced base region|
|JPS58142573A *||Title not available|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US4786610 *||Dec 7, 1987||Nov 22, 1988||Lothar Blossfeld||Method of making a monolithic integrated circuit comprising at least one bipolar planar transistor|
|US4789885 *||Feb 10, 1987||Dec 6, 1988||Texas Instruments Incorporated||Self-aligned silicide in a polysilicon self-aligned bipolar transistor|
|US4816423 *||May 1, 1987||Mar 28, 1989||Texas Instruments Incorporated||Bicmos process for forming shallow npn emitters and mosfet source/drains|
|US4818713 *||Oct 20, 1987||Apr 4, 1989||American Telephone And Telegraph Company, At&T Bell Laboratories||Techniques useful in fabricating semiconductor devices having submicron features|
|US4949153 *||Jun 6, 1989||Aug 14, 1990||Mitsubishi Denki Kabushiki Kaisha||Semiconductor IC device with polysilicon resistor|
|US4984053 *||Mar 30, 1988||Jan 8, 1991||Sony Corporation||Bipolar transistor with reduced parasitic capacitance|
|US4992848 *||Feb 20, 1990||Feb 12, 1991||At&T Bell Laboratories||Self-aligned contact technology|
|US4996581 *||Feb 2, 1989||Feb 26, 1991||Kabushiki Kaisha Toshiba||Bipolar transistor|
|US5059544 *||Jul 14, 1988||Oct 22, 1991||International Business Machines Corp.||Method of forming bipolar transistor having self-aligned emitter-base using selective and non-selective epitaxy|
|US5059546 *||Oct 3, 1989||Oct 22, 1991||Texas Instruments Incorporated||BICMOS process for forming shallow NPN emitters and mosfet source/drains|
|US5070030 *||Oct 31, 1990||Dec 3, 1991||Mitsubishi Denki Kabushiki Kaisha||Method of making an oxide isolated, lateral bipolar transistor|
|US5084416 *||Feb 20, 1990||Jan 28, 1992||Matsushita Electronics Corporation||Method of forming a low resistance contact by forming a contact hole within a recess|
|US5089430 *||Apr 16, 1990||Feb 18, 1992||Hitachi, Ltd.||Method of manufacturing semiconductor integrated circuit bipolar transistor device|
|US5100812 *||Dec 11, 1990||Mar 31, 1992||Kabushiki Kaisha Toshiba||Method of manufacturing semiconductor device|
|US5214302 *||Dec 13, 1991||May 25, 1993||Hitachi, Ltd.||Semiconductor integrated circuit device forming on a common substrate MISFETs isolated by a field oxide and bipolar transistors isolated by a groove|
|US5218232 *||May 24, 1991||Jun 8, 1993||Canon Kabushiki Kaisha||Semiconductor device having two-level wiring|
|US5227317 *||Sep 20, 1991||Jul 13, 1993||Hitachi, Ltd.||Method of manufacturing semiconductor integrated circuit bipolar transistor device|
|US5352617 *||Apr 26, 1993||Oct 4, 1994||Sony Corporation||Method for manufacturing Bi-CMOS transistor devices|
|US5424228 *||Jun 13, 1994||Jun 13, 1995||Nec Corporation||Method for fabricating a bipolar transistor with reduced base resistance|
|US5569611 *||Oct 12, 1994||Oct 29, 1996||Nec Corporation||Method of manufacturing a bipolar transistor operating at low temperature|
|US5786623 *||Oct 22, 1996||Jul 28, 1998||Foveonics, Inc.||Bipolar-based active pixel sensor cell with metal contact and increased capacitive coupling to the base region|
|US6043130 *||May 17, 1999||Mar 28, 2000||National Semiconductor Corporation||Process for forming bipolar transistor compatible with CMOS utilizing tilted ion implanted base|
|US6080601 *||Jul 14, 1998||Jun 27, 2000||National Semiconductor Corporation||Method for forming a bipolar-based active pixel sensor cell with metal contact and increased capacitive coupling to the base region|
|US6087708 *||Aug 11, 1997||Jul 11, 2000||Mitsubishi Denki Kabushiki Kaisha||Semiconductor integrated circuit device and a method of producing the same|
|US6262472||May 17, 1999||Jul 17, 2001||National Semiconductor Corporation||Bipolar transistor compatible with CMOS utilizing tilted ion implanted base|
|US6528375||Mar 26, 2001||Mar 4, 2003||National Semiconductor Corporation||Bipolar transistor compatible with CMOS utilizing tilted ion implanted base|
|US7795103||May 17, 2007||Sep 14, 2010||Ho-Yuan Yu||Bipolar transistors with depleted emitter|
|US7880166||May 8, 2007||Feb 1, 2011||Ho-Yuan Yu||Fast recovery reduced p-n junction rectifier|
|US7911033 *||Jul 20, 2010||Mar 22, 2011||Ho-Yuan Yu||Bipolar transistor with depleted emitter|
|US8669554||Jan 11, 2012||Mar 11, 2014||Ho-Yuan Yu||Fast recovery reduced p-n junction rectifier|
|US20070262304 *||May 8, 2007||Nov 15, 2007||Ho-Yuan Yu||Fast recovery rectifier|
|US20070267656 *||May 17, 2007||Nov 22, 2007||Ho-Yuan Yu||Bipolar transistors with depleted emitter|
|US20100283082 *||Nov 11, 2010||Ho-Yuan Yu||Bipolar Transistor with Depleted Emitter|
|EP0383610A2 *||Feb 15, 1990||Aug 22, 1990||Matsushita Electronics Corporation||Manufacturing method of semiconductor device|
|EP0836843A1||Aug 21, 1997||Apr 22, 1998||Handycare||Single speed gear assembly for a wheelchair|
|WO1992021058A1 *||May 20, 1992||Nov 26, 1992||Eastman Kodak Co||Method of printing color borders with color prints and prints with integral borders|
|U.S. Classification||438/365, 257/576, 257/554, 257/E29.03, 257/E21.033, 438/363, 438/368, 257/E21.166, 438/980|
|International Classification||H01L29/73, H01L29/08, H01L21/033, H01L21/285, H01L21/28, H01L29/732, H01L21/331|
|Cooperative Classification||Y10S438/98, H01L21/28525, H01L29/0804, H01L21/033|
|European Classification||H01L21/033, H01L29/08B, H01L21/285B4B|
|Feb 11, 1988||AS||Assignment|
Owner name: HITACHI, LTD., 6, KANDA SURUGADAI 4-CHOME, CHIYODA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:TAMAKI, YOICHI;SAGARA, KAZUHIKO;HASEGAWA, NORIO;AND OTHERS;REEL/FRAME:004823/0942
Effective date: 19860124
Owner name: HITACHI, LTD., A CORP. OF JAPAN,JAPAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TAMAKI, YOICHI;SAGARA, KAZUHIKO;HASEGAWA, NORIO;AND OTHERS;REEL/FRAME:004823/0942
Effective date: 19860124
|Jul 1, 1991||FPAY||Fee payment|
Year of fee payment: 4
|Oct 17, 1995||REMI||Maintenance fee reminder mailed|
|Mar 10, 1996||LAPS||Lapse for failure to pay maintenance fees|
|May 21, 1996||FP||Expired due to failure to pay maintenance fee|
Effective date: 19960313