|Publication number||US4749441 A|
|Application number||US 06/940,436|
|Publication date||Jun 7, 1988|
|Filing date||Dec 11, 1986|
|Priority date||Dec 11, 1986|
|Publication number||06940436, 940436, US 4749441 A, US 4749441A, US-A-4749441, US4749441 A, US4749441A|
|Inventors||John C. Christenson, Peter J. Schubert|
|Original Assignee||General Motors Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (17), Referenced by (35), Classifications (25), Legal Events (6)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This invention relates to a method for fabricating structures in semiconductor materials, and in particular, to a method for fabricating structures used in integrated circuits.
This application is related to three other applications, U.S. Ser. No. 939,183, now U.S. Pat. No. 4,714,685, Ser. No. 940,255 now U.S. Pat. Nos. 4,716,128, and 939,078 which are being filed concurrently with the present application and in which there is one common inventor and a common assignee.
The semiconductor industry is increasing its use of integrated circuits. In particular, there is a demand for silicon-on-insulator structures comprising a "mushroom" shape, i.e., a relatively narrow "stem" of silicon grown through an oxide layer and having a silicon "head," of larger lateral dimension than the "stem," grown on top of the stem in such a manner that a portion of the "head" is positioned on top of the oxide layer. Such a structure is shown in European patent application No. 81104511.1, filed 11.06.81.
When the "mushroom" shape is formed by growing silicon, first vertically and then laterally over a step in the oxide layer, the silicon grown over the step has a tendency to become polycrystalline. As a result, devices such as a Silicon-On-Insulator-Like (SOIL) insulated gate field effect transistor (IGFET) fabricated in this manner may have degraded performance.
As a result, it is desirable to have a method for reliably growing a monocrystalline (single crystal) semiconductor, and in particular, single crystal silicon in a "mushroom" shape.
The present invention is directed to a method for reliably fabricating a single crystal semiconductor material in a "mushroom" shape. One embodiment of the present invention comprises the steps of: (a) forming a first hole in a layer disposed on a substrate, the first hole not extending through the layer to the substrate; (b) forming a second hole within the first hole, the second hole extending through the layer to the substrate; (c) forming a semiconductor material within the second hole; (d) removing a portion of the layer to expose a portion of the semiconductor material disposed in the second hole; and (e) forming the semiconductor material in the first hole.
Another embodiment of the present invention comprises the steps of: (a) forming a first hole in a layer disposed on a substrate, the first hole extending through the layer to the substrate; (b) forming a second hole encircling the first hole, the second hole not extending through the layer to the substrate; (c) forming a semiconductor material within the first hole; (d) removing a portion of the layer to expose a portion of the semiconductor material disposed in the first hole; and (e) forming the semiconductor material in the second hole.
Yet another embodiment of the present invention comprises the steps of: (a) forming a first hole in a layer disposed on a substrate, the first hole extending through the layer to the substrate; (b) forming a semiconductor material within the first hole; (c) forming a second hole surrounding the first hole, the second hole not extending through the layer to the substrate but extending far enough through the layer to expose a portion the semiconductor material disposed in the first hole; and (e) forming the semiconductor material in the second hole.
The present invention may be applied to II-VI and III-V based semiconductors as well as to silicon based semiconductors.
In a preferred embodiment of the present invention for use in forming a single crystal silicon "mushroom" shape structure, the steps of forming semiconductor material comprise growing single crystal silicon by selective epitaxial growth. Single crystal silicon is grown because the exposed silicon serves as a single crystal lattice site for the selective epitaxial growth process. As a result, the crystallinity of the exposed silicon is extended to form "device-quality" single crystal silicon in the larger hole.
The "mushroom" shaped single crystal silicon structure formed in accordance with the inventive method can be used to fabricate a device such as a Silicon-On-Insulator-Like (SOIL) IGFET.
The present invention is better understood by considering the following detailed description taken in conjunction with the accompanying drawings.
FIGS. 1-3 show cross-sectional views of structures at various stages in the fabrication of a hole-with-a-hole in accordance with the method of the present invention;
FIGS. 4-6 show cross-sectional views of structures at various stages in the fabrication of a single crystal silicon structure having a "mushroom" shape in accordance with the method of the present invention; and
FIGS. 7-9 show cross-sectional views of structures at various stages in the fabrication of a SOIL MOSFET in accordance with the method of the present invention.
It is to be noted that the drawings are not to scale since the vertical dimensions generally are much smaller than the horizontal dimensions.
Moreover, although the method will be used to process a semiconductor substrate (chip) in which a large number of structures will be formed in one sequence of steps, the drawing and the description are generally limited to the fabrication of a single structure.
To facilitate understanding, identical reference numerals are used to designate elements common to the figures.
FIG. 1 shows a cross-sectional view of a structure which comprises semiconductor body (substrate) 1 and thick silicon dioxide layer 10. Substrate 1 is typically single crystal silicon having a high resistivity and having a dopant concentration of about 1015 atoms/cubic centimeter and may be of p or n type conductivity. In the specific example being described, it will be assumed that the doping of substrate 1 is p-type, as is characteristic of the more widely used n-channel MOS transistor, and that it is formed from (100) single crystal silicon. Before silicon dioxide layer 10 was formed, substrate 1 was masked and an ion implant of p-type impurities, for example, boron, was selectively carried out to heavily dope (to approximately 1×10 18 to 1×10 19 atoms/cubic centimeter) the portions 55 of body 10. This implant is used to increase the electrical isolation between transistors by preventing inversion of such portions as is known in the art and is typically denoted as a field or channel stop implant. Next, relatively thick silicon dioxide layer 10, for example, 0.6 to 1.0 microns, was grown, for example, by exposing the substrate to a steam ambient for two hours at 1100° C., or was deposited thereon by chemical vapor deposition (CVD). Typically, hundreds or thousands or ten thousands of transistors and other devices will be formed on substrate 1. However, for the sake of convenience the fabrication of a single "mushroom" shape structure will be illustrated.
FIG. 2 shows a cross-sectional view of a structure fabricated from the structure shown in FIG. 1 by applying a photoresist mask layer to silicon dioxide layer 10 using well known photolithographic masking techniques and then etching large hole 20 partially through silicon dioxide layer 10. It is preferable to use an anisotropic etch such as a plasma etch, which is well known in the art, rather than a wet etch for this step in order to avoid undercutting.
FIG. 3 shows a cross-sectional view of a structure fabricated from the structure shown in FIG. 2 by applying a second photoresist mask layer to silicon dioxide layer 10 and then etching small hole 30 by plasma and/or wet etching, straight through silicon dioxide layer 10 to expose substrate 1. Literature information indicates that poorer quality epitaxial deposits are made on silicon exposed by plasma etching. Hence, etching started in plasma and finished in a wet etchant may be preferred. It will be recognized by those skilled in the art that the lateral edges of larger hole 20 may be sloped as a result of the etch process used in its fabrication.
FIG. 4 shows a cross-sectional view of a structure fabricated from the structure shown in FIG. 3 by using selective epitaxial growth to substantially fill smaller hole 30 with single crystal silicon seeded from the exposed silicon of substrate 1. The silicon growth is shown in FIG. 4 to extend to the top of smaller hole 30 although this is not required. Selective epitaxial growth comprises a conventional silicon epitaxial growth step at a high temperature, for example, 1050° C., in an HCl gas ambient. As a result of selective epitaxial growth, silicon only grows on silicon and not on silicon dioxide. If necessary it is feasible to improve the crystalline nature of the silicon by subsequent heat treatment, such as laser anneal or other anneal.
FIG. 5 shows a cross-sectional view of a structure fabricated from the structure shown in FIG. 4 by applying a blanket, partial silicon dioxide etch to expose a small amount of single crystal silicon 35 in larger hole 20 by using etch methods well known in the art, for example, a wet etch comprising a 10:1 mixture of H2O:HF for approximately one-half minute. The effect of this exposure is to place a seed of single crystal silicon within the volume of larger hole 20. In FIG. 5 and subsequent figures, p-type field implant 55 is excluded so that one may better appreciate the essential features of the present invention.
FIG. 6 shows a cross-sectional view of a structure fabricated from the structure shown in FIG. 5 by using selective epitaxial growth to substantially fill larger hole 20 with single crystal silicon seeded from exposed single crystal silicon 35. The silicon which fills larger hole 20 grows outward from seed crystal, exposed silicon 35. Again, if necessary it is feasible to improve the crystalline nature by subsequent anneal as is known in the art. It should be recognized that it is not necessary to fill larger hole 20 because one may, depending on the particular application, merely etch away part of silicon dioxide layer 10 to the desired height or so that silicon appears at the top of layer 10 after the etch.
The remainder of the figures show the various steps required to fabricate a simple IGFET structure using the structure fabricated in accordance with the present invention.
FIG. 7 shows a cross-sectional view of a structure fabricated from the structure shown in FIG. 6 by: (1) growing silicon dioxide layer 60 thereover by means well known in the art, for example, by means of a high temperature oxidation at 1100° C.; (2) then performing a light-dose, threshold implant with appropriate impurities by means well known in the art with, for example, 5×1011 impurities/cm2 to establish a gate threshold voltage in a known fashion if such adjustment is desired; (3) then depositing and heavily doping a polysilicon layer suitable for use as the gate region (electrode) of the transistor over the resulting structure by means well known in the art and doping it with phosphorus by means well known in the art to obtain a low resistance; (4) then applying a photolithographic mask; and (5) then plasma etching the polysilicon layer to provide polysilicon gate 65 of the desired dimensions for the gate region (electrode) over the central portion of the top surface.
FIG. 8 shows a cross-sectional view of a structure fabricated from the structure shown in FIG. 7 by (1) applying thin layer 70 of silicon dioxide to the structure by well known methods, for example, by heating in an oxidizing ambient to lightly oxidize the exposed surfaces of polycrystalline gate 65 as a protective layer before subjecting the structure in a known fashion to high dosage implants of n-type donor ions to doped regions 80 and 85, not covered by polysilicon gate 65, so that they can serve as the source and drain, respectively, of the n-channel IGFET being formed; (2) masking and ion implanting source and drain regions 80 and 85, respectively, with a high dose n-type implant such as phosphorus at, for example, 5×1015 impurities/cm2 to provide dopant concentrations of approximately 1×1019 to 1×1020 atoms/cubic centimeter; and (3) chemically vapor deposit silicon dioxide, and (4) annealing the structure to activate the dopant and to densify the CVD silicon dioxide.
There remains to provide desired electrical connections to the source, drain and gate regions to permit connection of the transistor into an integrated circuit.
FIG. 9 shows a cross-sectional view of a structure fabricated from the structure shown in FIG. 8 by (1) applying approximately 0.5 micron thick, conformal CVD silicon dioxide layer 90 containing approximately 5% to 7% phosphorus over the structure as a protective barrier; (2) then masking and etching contact holes for n+ source and drain regions 80 and 85 and polysilicon gate 65 using methods well known in the art; (3) then depositing a layer of contact metal, typically an aluminum-silicon alloy, over silicon dioxide layer 90 to fill the via openings; and (4) finally patterning and etching the metal to form contacts 96, 97 and 98 and to provide a desired interconnection pattern between transistors as needed for an integrated circuit. Note that in some instances, two or more levels of metalization may be needed.
In the finished device shown in FIG. 9, source and drain regions 80 and 85, respectively, are encapsulated on all sides but the one facing the channel. Thus, this device is referred to as a Silicon-On-Insulator-Like (SOIL) IGFET.
The embodiments described herein are intended to be illustrative of the general principles of the invention. Various modifications are possible consistent with the spirit of the invention. For example, instead of first making the larger hole and then the smaller one, the order can be reversed so that the smaller hole is made first followed by the larger hole. In another example, the smaller hole can be made first, silicon can then be fabricated therein and the larger hole can be made, having a sufficient depth in the layer to expose the silicon formed in the smaller hole. Additionally, a variety of known techniques are available for each of the steps of the method which are consistent with the invention. Furthermore, although the above-described invention is described in the context of growing a silicon "mushroom" shape in connection with a silicon dioxide layer disposed on a silicon substrate, it is not confined to use with these materials. In fact, the present invention has application to III-V compounds such as structures formed using GaAs and ternary and quaternary III-V semiconductor compounds such as AlGaAs and InGaAsP with the process modified to be consistent with the processing requirements of these materials. For example, the "mushroom" shape may comprise GaAs grown on a CVD SiN layer. It should also be recognized that the product of this invention provides a high degree of surface planarity, as compared to other selective epitaxial deposition techniques.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US31580 *||Feb 26, 1861||Samuel daskam||Improvement in furnaces for treating iron ores|
|US3432920 *||Dec 1, 1966||Mar 18, 1969||Rca Corp||Semiconductor devices and methods of making them|
|US3544858 *||May 8, 1968||Dec 1, 1970||Philips Corp||Insulated gate field-effect transistor comprising a mesa channel and a thicker surrounding oxide|
|US3574008 *||Aug 19, 1968||Apr 6, 1971||Trw Semiconductors Inc||Mushroom epitaxial growth in tier-type shaped holes|
|US3958040 *||Aug 30, 1974||May 18, 1976||U.S. Philips Corporation||Semiconductor device manufacture|
|US4178197 *||Mar 5, 1979||Dec 11, 1979||International Business Machines Corporation||Formation of epitaxial tunnels utilizing oriented growth techniques|
|US4333965 *||Sep 15, 1980||Jun 8, 1982||General Electric Company||Method of making integrated circuits|
|US4384301 *||Oct 9, 1981||May 17, 1983||Texas Instruments Incorporated||High performance submicron metal-oxide-semiconductor field effect transistor device structure|
|US4400411 *||Jul 19, 1982||Aug 23, 1983||The United States Of America As Represented By The Secretary Of The Air Force||Technique of silicon epitaxial refill|
|US4507158 *||Aug 12, 1983||Mar 26, 1985||Hewlett-Packard Co.||Trench isolated transistors in semiconductor films|
|US4522662 *||Aug 12, 1983||Jun 11, 1985||Hewlett-Packard Company||CVD lateral epitaxial growth of silicon over insulators|
|US4522682 *||Jun 21, 1982||Jun 11, 1985||Rockwell International Corporation||Method for producing PNP type lateral transistor separated from substrate by O.D.E. for minimal interference therefrom|
|US4533431 *||Jan 13, 1984||Aug 6, 1985||Commissariat A L'energie Atomique||Process for producing conductors for integrated circuits using planar technology|
|US4551394 *||Nov 26, 1984||Nov 5, 1985||Honeywell Inc.||Integrated three-dimensional localized epitaxial growth of Si with localized overgrowth of GaAs|
|US4578142 *||May 10, 1984||Mar 25, 1986||Rca Corporation||Method for growing monocrystalline silicon through mask layer|
|US4637127 *||Jul 6, 1982||Jan 20, 1987||Nippon Electric Co., Ltd.||Method for manufacturing a semiconductor device|
|EP0042552A2 *||Jun 11, 1981||Dec 30, 1981||Kabushiki Kaisha Toshiba||MOS type semiconductor device|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US4818713 *||Oct 20, 1987||Apr 4, 1989||American Telephone And Telegraph Company, At&T Bell Laboratories||Techniques useful in fabricating semiconductor devices having submicron features|
|US4983539 *||Apr 13, 1990||Jan 8, 1991||Canon Kabushiki Kaisha||Process for producing a semiconductor article|
|US5013670 *||May 15, 1990||May 7, 1991||Canon Kabushiki Kaisha||Photoelectric converter|
|US5118365 *||Mar 4, 1991||Jun 2, 1992||Canon Kabushiki Kaisha||Ii-iv group compound crystal article and process for producing same|
|US5124276 *||Jul 2, 1991||Jun 23, 1992||Kabushiki Kaisha Toshiba||Filling contact hole with selectively deposited EPI and poly silicon|
|US5356830 *||Dec 17, 1990||Oct 18, 1994||Kabushiki Kaisha Tobshiba||Semiconductor device and its manufacturing method|
|US5363799 *||Nov 19, 1992||Nov 15, 1994||Canon Kabushiki Kaisha||Method for growth of crystal|
|US5417180 *||Jul 29, 1993||May 23, 1995||Rohm Co., Ltd.||Method for forming SOI structure|
|US5422302 *||Nov 10, 1992||Jun 6, 1995||Canon Kk||Method for producing a three-dimensional semiconductor device|
|US5635411 *||Jun 6, 1994||Jun 3, 1997||Rohm Co., Ltd.||Method of making semiconductor apparatus|
|US5780343 *||Dec 20, 1995||Jul 14, 1998||National Semiconductor Corporation||Method of producing high quality silicon surface for selective epitaxial growth of silicon|
|US5849077 *||Jun 14, 1996||Dec 15, 1998||Texas Instruments Incorporated||Process for growing epitaxial silicon in the windows of an oxide-patterned wafer|
|US5948162 *||Oct 16, 1996||Sep 7, 1999||Rohm Co., Ltd.||Method for forming SOI structure|
|US6037199 *||Aug 16, 1999||Mar 14, 2000||Taiwan Semiconductor Manufacturing Company, Ltd.||SOI device for DRAM cells beyond gigabit generation and method for making the same|
|US6124187 *||Dec 31, 1996||Sep 26, 2000||Sony Corporation||Method of fabricating semiconductor device|
|US6174754||Mar 17, 2000||Jan 16, 2001||Taiwan Semiconductor Manufacturing Company||Methods for formation of silicon-on-insulator (SOI) and source/drain-on-insulator(SDOI) transistors|
|US6326272||Nov 18, 1999||Dec 4, 2001||Chartered Semiconductor Manufacturing Ltd.||Method for forming self-aligned elevated transistor|
|US6483148 *||Feb 1, 2002||Nov 19, 2002||Chartered Semiconductor Manufacturing Ltd.||Self-aligned elevated transistor|
|US6998305||Jan 23, 2004||Feb 14, 2006||Asm America, Inc.||Enhanced selectivity for epitaxial deposition|
|US7217603||Mar 7, 2005||May 15, 2007||Amberwave Systems Corporation||Methods of forming reacted conductive gate electrodes|
|US7256142||Oct 19, 2004||Aug 14, 2007||Amberwave Systems Corporation||Relaxed SiGe platform for high speed CMOS electronics and high speed analog circuits|
|US7420201||May 10, 2005||Sep 2, 2008||Amberwave Systems Corporation||Strained-semiconductor-on-insulator device structures with elevated source/drain regions|
|US7439164||Jul 20, 2006||Oct 21, 2008||Amberwave Systems Corporation||Methods of fabricating semiconductor structures having epitaxially grown source and drain elements|
|US7501351||Feb 9, 2004||Mar 10, 2009||Amberwave Systems Corporation||Relaxed SiGe platform for high speed CMOS electronics and high speed analog circuits|
|US7504704||May 17, 2005||Mar 17, 2009||Amberwave Systems Corporation||Shallow trench isolation process|
|US7759199||Sep 19, 2007||Jul 20, 2010||Asm America, Inc.||Stressor for engineered strain on channel|
|US8129821||Sep 17, 2004||Mar 6, 2012||Taiwan Semiconductor Manufacturing Co., Ltd.||Reacted conductive gate electrodes|
|US8278176||Sep 28, 2006||Oct 2, 2012||Asm America, Inc.||Selective epitaxial formation of semiconductor films|
|US8367528||Nov 17, 2009||Feb 5, 2013||Asm America, Inc.||Cyclical epitaxial deposition and etch|
|US8809170||May 19, 2011||Aug 19, 2014||Asm America Inc.||High throughput cyclical epitaxial deposition and etch process|
|US8822282||May 26, 2004||Sep 2, 2014||Taiwan Semiconductor Manufacturing Company, Ltd.||Methods of fabricating contact regions for FET incorporating SiGe|
|US20040171238 *||Jan 23, 2004||Sep 2, 2004||Arena Chantal J.||Enhanced selectivity for epitaxial deposition|
|US20060189109 *||Apr 27, 2006||Aug 24, 2006||Amberwave Systems||Methods of fabricating contact regions for FET incorporating SiGe|
|US20060228872 *||Mar 30, 2005||Oct 12, 2006||Bich-Yen Nguyen||Method of making a semiconductor device having an arched structure strained semiconductor layer|
|US20090075029 *||Sep 19, 2007||Mar 19, 2009||Asm America, Inc.||Stressor for engineered strain on channel|
|U.S. Classification||117/97, 438/492, 117/923, 257/E29.286, 257/E21.131, 438/933, 257/E21.564, 438/481|
|International Classification||H01L21/20, H01L21/762, H01L29/786|
|Cooperative Classification||H01L21/02647, H01L29/78654, H01L21/02381, Y10S438/933, H01L21/76264, H01L21/76278, H01L21/02639, H01L21/02532, H01L21/02546, H01L21/0262, H01L21/02543|
|European Classification||H01L29/786E2, H01L21/20C, H01L21/762D20|
|Dec 11, 1986||AS||Assignment|
Owner name: GENERAL MOTORS CORPORATION, DETROIT, MICHIGAN, A C
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:CHRISTENSON, JOHN C.;SCHUBERT, PETER J.;REEL/FRAME:004643/0921;SIGNING DATES FROM 19861124 TO 19861125
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHRISTENSON, JOHN C.;SCHUBERT, PETER J.;SIGNING DATES FROM 19861124 TO 19861125;REEL/FRAME:004643/0921
Owner name: GENERAL MOTORS CORPORATION, A CORP. OF DE., MICHIG
|Jan 7, 1992||REMI||Maintenance fee reminder mailed|
|Jan 10, 1992||REMI||Maintenance fee reminder mailed|
|Jan 23, 1992||REMI||Maintenance fee reminder mailed|
|Jun 7, 1992||LAPS||Lapse for failure to pay maintenance fees|
|Aug 11, 1992||FP||Expired due to failure to pay maintenance fee|
Effective date: 19920607