|Publication number||US4830704 A|
|Application number||US 07/149,797|
|Publication date||May 16, 1989|
|Filing date||Jan 29, 1988|
|Priority date||Jan 29, 1988|
|Publication number||07149797, 149797, US 4830704 A, US 4830704A, US-A-4830704, US4830704 A, US4830704A|
|Inventors||Forrest L. Voss, Donald R. Witherell|
|Original Assignee||Rockwell International Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (2), Non-Patent Citations (2), Referenced by (42), Classifications (27), Legal Events (6)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This invention generally relates to wiring boards, and more particularly is concerned with printed wiring assemblies PWAs with controlled thermal expansion characteristics.
In today's aviation industry, it is common for a single aircraft to be subjected to several extreme thermal conditions in a relatively short time interval. It is not uncommon for an aircraft to be flying at an altitude of 40,000 feet with an outside temperature of less than -40° F., while only moments earlier it was waiting for a take-off clearance from a hot, humid airport runway. With the current aspirations for trans-atmospheric aircraft, these extreme vicissitudes in the ambient temperature will continue to confront avionics engineers with perplexing problems of increasing difficulty and importance.
One particular problem that is exacerbated by these temperature oscillations is the frequent failure of solder connections between the leads of surface mounted devices (SMD's) and the corresponding pads of printed wiring boards (PWB's). with such PWAs, temperature swings cause the solder joint between the SMD and the PWB to be subjected to a series of stresses. Typically, the PWBs are of a glass/epoxy laminate or other non-conductive material which has a different coefficient of thermal expansion from the SMDs, which are normally fabricated from ceramic materials. This difference in expansion coefficients results in differing degrees of expansion to occur and the intermediate solder joint to be stressed. This problem is increasingly prevalent in PWAs having large multi-leaded SMDs thereon. Larger SMDs typically have many leads which are very small in comparison to the overall size of the SMD. Furthermore, the lead sizes are not typically changed when the overall size of the SMD is increased; therefore, the ratio of the largest linear dimension of the SMD, which is typically directly related to the stress intensity upon the joint, compared with the lead size, increases whenever the overall size of the SMD increases. Ultimately, the series of differential expansion and contraction places sufficient cumulative stress on the intermediate solder joint to cause both mechanical and electrical failure to occur in large SMDs.
Several alternative methods have been used in attempts to extend the number of cycles before failure in temperature cycling. One method has been tried where the SMDs are attached to a conventional PWB, but in addition, a layer of copper-invar-copper (CIC) is inserted near the top and bottom surfaces with the SMDs being mounted on either side. CIC has a thermal coefficient of expansion which is almost equal to that of the SMD. This "brute force" approach actually limits the differential expansion that can occur, because the wiring board is physically bound to, and restricted from excess expansion by, the underlying CIC.
Frequently, the metal chosen is copper coated invar. When the copper coated invar is used as an expansion controlling metal it becomes necessary to drill a hole through the CIC in order to create the plated through holes which interconnect the several layers of a multi-layered board.
While this method has been used extensively in the past it does have several serious drawbacks. One major problem with utilizing copper-invar-copper inserted in a multi-layered wiring board and drilling holes to provide an interconnect between the several layers is that it is frequently difficult to achieve good plating to the invar surface. If faults in plating to the invar surface occur it may cause a failure in the wiring board performance. Another problem with such boards is that the exposed invar layer in the holes can act as a heat sink and thereby cause additional heating to be required when soldering takes place.
Consequently, there exists a need for a method to interconnect CIC within a multi-layered wiring board so that it has a high degree of reliability.
It is an object of the present invention to provide multi-layered wiring boards, with thermal expansion controlling CIC therein, which has improved reliability in the plating of the interconnect between the several layers within the boards.
It is a feature of this invention to selectively remove the invar and retain copper to provide a reliable interconnect in the plated hole.
It is an advantage of the present invention to provide for the substitution of a material for another which has superior properties in relation to their ability to be plated by conductive materials.
It is another advantage of the present invention to provide for the substitution of a material for another which has a reduced coefficient of thermal conductivity and thereby minimizing the heat sink affect of the CIC during soldering operations which may cause problems associated with high thermal exposure.
The present invention provides a multi-layered printed wiring board with thermal expansion controlling CIC therein with portions of the invar being selectively removed and replaced with superior materials for plating conductive materials thereto and further having a reduced coefficient of thermal conductivity which was designed to satisfy the aforementioned needs, contain the above described features, and produce the previously stated advantages. The invention is a "non plated invar" board in the sense that there is no plating to invar occurring in the process of creating plated through holes in the interconnect scheme.
Accordingly, the present invention relates to printed wiring boards with thermal expansion controlling CIC therein where a portion of the thermal expansion controlling invar has been precisely and selectively removed and replaced with materials with superior plating and thermal characteristics.
The invention may be more fully understood by reading the following description of the preferred embodiments of the invention in conjunction with the appended drawings wherein:
FIG. 1 is a schematic cross-sectional representation of a multi-layered printed wiring board of the present invention having two metallic layers inserted therein and further having a plated through hole therethrough.
FIG. 2 is a further enlarged schematic cross-sectional representation of a porton of the metallic core in the wiring board of FIG. 1 wherein the encircled area corresponds to the encircled area in FIG. 1.
FIG. 3 is a flow chart of steps in the method of this invention for constructing a selective copper gold invar copper layer, together with an illustrative cross-sectional view of the board of each step.
FIG. 4A is a flow chart representation of steps in the method of this invention for constructing the multi-layered wiring board of the present invention, together with an illustrative cross-sectional view of the board of each step.
FIG. 4B is a flow chart representation of steps in the method of this invention for constructing the multi-layered wiring board of the present invention, together with an illustrative cross-sectional view of the board of each step.
FIG. 5 is a flow chart representation of steps in the method of this invention for constructing the multi-layered wiring board of the present invention, together with an illustrative cross-sectional view of the board of each step.
Copper-invar-copper printed wiring boards have been used throughout the industry for several years. An article entitled "Constructing PWB's with copper-invar-copper" appears in PC Fab, July 1986 from pages 34-49 which is incorporated herein by this reference.
Now referring to the drawings and more particularly to FIG. 1, there is shown a multi-layered printed wiring board, of the present invention, generally designated 100, which has a top-side 102 and a bottom side 104. Wiring board 100 is shown having a plated through hole (PTH) therethrough with conductive plating 114 extending from the top-side 102 through the PTH to the bottom side 104. Wiring board 100 having a copper-invar-copper layer 106 disposed therein for the purpose of limiting the thermal expansion, replacing copper ground or power circuits, and shielding copper circuits 116 of the wiring board 100.
Printed wiring board 100 has a first CIC layer 106 therein that preferably consists of a invar portion 108 positioned between a top roll-bonded copper layer 110 and a bottom copper roll-bonded copper layer 112. The CIC extends throughout the printed wiring board 100 with clearances in the copper-invar portion of the copper-invar-copper 106 appearing at the predetermined positions of the PTH's. The invar 106 has a copper and gold layer 115 electroplated on a selected portion of the invar. The encircled area of FIG. 1 corresponds to the encircled area of FIG. 2.
Now referring to FIG. 2 there is shown an enlarged section of the printed wiring board, generally designated 200, where the invar layer 206 has a top layer of roll-bonded copper 210 and at selected positions has an electroplated gold layer 215A, on top of which is an electroplated copper layer 215B.
Now referring to FIG. 3 there is shown a flow chart of the process steps of the invention present invention to selectively apply a gold barrier layer to the invar layer of copper-invar-copper for use in a sub-assembly of a printed wiring board. The steps include:
Step 1. provide a piece of CIC 306, with the invar 308 having a top roll-bonded copper surface 310 and a bottom roll-bonded copper surface 312. Step 2. clean the CIC and apply photoresist 360 to the top and bottom surfaces. Step 3. expose the photoresist 360 to ultra-violet light through a predetermined patterned artwork 362. Step 4. develop and remove the non-polymerized photoresist in the patterned area. Step 5. etch the copper 310 from the top surface of the CIC down to the invar preferably with an alkaline based etchant. Step 6. electroplate gold 314 followed by the copper 310 on the now exposed invar. Step 7. remove the photoresist 360 from the CIC piece.
Now referring to FIGS. 4A and 4B there is shown a flow chart of the continuing process steps of the present invention to selectively remove copper and invar from pre-processed copper-invar-copper that contains a gold barrier layer to fabricate a sub-assembly for use within a printed wiring board. The steps include:
Step 1, provide two pieces of pre-processed CIC 406 containing a gold barrier layer and a copper layer in a predetermined patterned area and also provide pre-processed circuits for a particular printed wiring board. Step 2. laminate with bonding material 470 the pre-processed CIC layers over the pre-processed matching circuit laminates to create a sub-assembly. Step 3, clean and apply photoresist 460 to the top and bottom CIC layers of the printed wiring board sub-assembly. Step 4, expose the photoresist to ultra-violet light through a predetermined patterned artwork 472. Step 5, develop and remove the non-polymerized photoresist in the patterned area. Step 6, etch the copper and invar from the top and bottom pre-processed CIC layers down to the gold barrier 474 with Ferric Chloride etchant leaving a gold/copper pad. Step 7, remove the photoresist from the CIC sub-assembly.
Now referring to FIG. 5 there is shown a flow chart of process steps of the present invention to laminate a sub-assembly containing copper-invar-copper with copper and invar selectively removed for fabrication within a printed wiring board. The steps include:
Step 1, provide one sub-assembly 580 of a particular printed wiring board that contains pre-processed CIC and also provide pre-processed laminates 582 with matching circuitry of that same printed wiring board. Step 2, laminate the pre-processed laminates over the sub-assembly of a particular printed wiring board. Step 3, process the printed wiring board through standard processes of drilling, plating, photoetch, etc. to create a particular printed wiring board as shown in FIG. 1 containing the invention.
In operation, a method and printed wiring board of the present invention that provides for the precise use of thermal expansion controlling metals such as invar or covar within a printed wiring board for the explicit advantages of: containing the thermal expansion of the PWB to match that of the surface mount devices soldered thereon and the replacement of standard copper ground and/or power plane circuitry with CIC to maintain a specified thickness of the PWB and also to electrically isolate circuits located between the CIC while maintaining a highly reliable plated throughhole using proven and known PWB technology that will pass thermal shock and thermal cycle reliability tests. This is accomplished when the copper is selectively removed and a gold barrier layer is selectively electroplated to the exposed invar and copper is re-deposited over the gold. The CIC containing the gold barrier layer is further processed when the CIC is laminated over the circuits of a matching printed wiring board forming a sub-assembly that allows further processing to selectively remove the copper and invar by etching down to the gold with ferric chloride etchant. A copper/gold pad is thereby retained that is electrically connected to the invar through the roll-bond process of copper to invar during the manufacture of the CIC. The sub-assembly is further processed by laminating matching laminates of the PWB over the sub-assembly with the gold/copper pad matching the pads of the outer laminates of the particular PWB. This allows use of standard PWB process technology that is highly reliable for the aforementioned reasons.
Throughout this description of the invention, several materials have been specifically discussed as preferred materials, it is understood that alternate materials having compatible characteristics may be substituted. When copper or invar have been mentioned it is understood that other materials having similar electrical and thermal properties could be substituted. Likewise, when gold has been mentioned as a preferred material it is understood that other noble metals having similar ionization properties could be substituted. The alkaline based etchants mentioned herein can be substituted by any material which etches the copper, or a substitute thereof, relatively easier than the invar, or a substitute thereof. Where ferric chloride etchants have been discussed it is understood that other materials which are capable of easily etching copper and invar, or there substitutes, as compared with etching gold or its substitutes, could be substituted.
It is thought that the method and apparatus of the present invention and many of their intended advantages, will be understood from the foregoing description, and it will be apparent that the various changes may be made in the form, construction, and arrangement of the parts thereof, without departing from the spirit and scope of the invention, or sacrificing all of their material advantages, the forms hereinbefore being merely preferred or exemplary embodiments thereof. It is the intention of the appended claims to cover all of such changes.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3514538 *||Nov 1, 1968||May 26, 1970||Intern Electronics Research Co||Thermal dissipating metal core printed circuit board|
|US4522667 *||Nov 22, 1982||Jun 11, 1985||General Electric Company||Method for making multi-layer metal core circuit board laminate with a controlled thermal coefficient of expansion|
|1||"Constructing PWB's with Copper-Invar-Copper", by Louis J. Boccia, PC Fab, 7/86, New Board Overcomes TCE Problem, Electronic Packaging & Production, 11/86.|
|2||*||Constructing PWB s with Copper Invar Copper , by Louis J. Boccia, PC Fab, 7/86, New Board Overcomes TCE Problem, Electronic Packaging & Production, 11/86.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US4921054 *||Oct 21, 1988||May 1, 1990||Rockwell International Corporation||Wiring board|
|US5010641 *||Jun 30, 1989||Apr 30, 1991||Unisys Corp.||Method of making multilayer printed circuit board|
|US5071359||Apr 27, 1990||Dec 10, 1991||Rogers Corporation||Array connector|
|US5153986 *||Jul 17, 1991||Oct 13, 1992||International Business Machines||Method for fabricating metal core layers for a multi-layer circuit board|
|US5232548 *||Oct 29, 1991||Aug 3, 1993||International Business Machines Corporation||Discrete fabrication of multi-layer thin film, wiring structures|
|US5245751||Oct 25, 1991||Sep 21, 1993||Circuit Components, Incorporated||Array connector|
|US5346749 *||Mar 23, 1993||Sep 13, 1994||N-Xeram||Process for obtaining insulating ceramic inserts by multilayer stacking|
|US5347710 *||Jul 27, 1993||Sep 20, 1994||International Business Machines Corporation||Parallel processor and method of fabrication|
|US5363553 *||Jul 27, 1993||Nov 15, 1994||International Business Machines, Inc.||Method of drilling vias and through holes|
|US5464725 *||Oct 13, 1992||Nov 7, 1995||Nec Corporation||Method of manufacturing a printed wiring board|
|US5473813 *||Sep 9, 1994||Dec 12, 1995||International Business Machines Corporation||Methods of forming electronic multi-layer printed circuit boards and/or cards and electronic packages including said boards or cards|
|US5509200 *||Nov 21, 1994||Apr 23, 1996||International Business Machines Corporation||Method of making laminar stackable circuit board structure|
|US5743004 *||Jul 21, 1995||Apr 28, 1998||International Business Machines Corporation||Method of forming electronic multilayer printed circuit boards or cards|
|US6085415 *||Jul 27, 1998||Jul 11, 2000||Ormet Corporation||Methods to produce insulated conductive through-features in core materials for electric packaging|
|US6099745 *||May 4, 1999||Aug 8, 2000||Parlex Corporation||Rigid/flex printed circuit board and manufacturing method therefor|
|US6201194||Dec 2, 1998||Mar 13, 2001||International Business Machines Corporation||Multi-voltage plane, multi-signal plane circuit card with photoimageable dielectric|
|US6204453||Dec 2, 1998||Mar 20, 2001||International Business Machines Corporation||Two signal one power plane circuit board|
|US6228470||Jul 6, 1998||May 8, 2001||International Business Machines Corporation||Composite substrate for electronic components|
|US6248958||Nov 30, 1998||Jun 19, 2001||International Business Machines Corporation||Resistivity control of CIC material|
|US6349456 *||Dec 31, 1998||Feb 26, 2002||Motorola, Inc.||Method of manufacturing photodefined integral capacitor with self-aligned dielectric and electrodes|
|US6384340 *||Mar 6, 2001||May 7, 2002||Mitac International Corp.||Multi-layer circuit board|
|US6417460 *||Mar 6, 2001||Jul 9, 2002||Mitac International Corp.||Multi-layer circuit board having signal, ground and power layers|
|US6548858||Mar 6, 2001||Apr 15, 2003||Mitac International Corp.||Multi-layer circuit board|
|US6639155 *||Jun 11, 1997||Oct 28, 2003||International Business Machines Corporation||High performance packaging platform and method of making same|
|US6750405||Oct 17, 2000||Jun 15, 2004||International Business Machines Corporation||Two signal one power plane circuit board|
|US6884655 *||Jun 4, 2004||Apr 26, 2005||Shinko Electric Industries Co., Ltd.||Semiconductor package, method of manufacturing the same, and semiconductor device|
|US6986198||Dec 22, 2003||Jan 17, 2006||International Business Machines Corporation||Method of forming printed circuit card|
|US7353590||Sep 12, 2005||Apr 8, 2008||International Business Machines Corporation||Method of forming printed circuit card|
|US7852635 *||May 25, 2004||Dec 14, 2010||Lineage Power Corporation||Multi-connection via|
|US7932853||Sep 12, 2008||Apr 26, 2011||Rockwell Collins, Inc.||System and method for identifying incursion threat levels|
|US8019529||Aug 17, 2007||Sep 13, 2011||Rockwell Collins, Inc.||Runway and airport incursion alerting system and method|
|US8022533||Jun 29, 2005||Sep 20, 2011||Sanyo Electric Co., Ltd.||Circuit apparatus provided with asperities on substrate surface|
|US8624121||May 24, 2011||Jan 7, 2014||Ibiden Co., Ltd.||Multilayer printed wiring board for semiconductor devices and method for manufacturing the board|
|US20040134685 *||Dec 22, 2003||Jul 15, 2004||International Business Machines Corporation||Two signal one power plane circuit board|
|US20040209398 *||Jun 4, 2004||Oct 21, 2004||Shinko Electric Industries Co., Ltd.||Semiconductor package, method of manufacturing the same, and semiconductor device|
|US20060005383 *||Sep 12, 2005||Jan 12, 2006||International Business Machines Corporation||Method of forming printed circuit card|
|US20100095523 *||Dec 17, 2009||Apr 22, 2010||Ibiden Co., Ltd||Multilayer printed wiring board for semiconductor devices and method for manufacturing the board|
|USRE40068 *||Jul 9, 2004||Feb 19, 2008||Mitac Technology Corp.||Multi-layer circuit board having signal, ground and power layers|
|CN101419949B||Jun 29, 2005||Oct 12, 2011||三洋电机株式会社||Circuit apparatus and method of manufacturing the same|
|EP0498274A2 *||Jan 28, 1992||Aug 12, 1992||International Business Machines Corporation||Electrolytic method for forming vias and through holes in copper-invar-copper core structures|
|WO1999063552A1 *||Jun 2, 1999||Dec 9, 1999||Parlex Corp||Rigid/flex printed circuit board and manufacturing method therefor|
|WO2000007267A1 *||Jul 7, 1999||Feb 10, 2000||Ormet Corp||Insulated conductive through-feature in conductive core materials|
|U.S. Classification||216/18, 29/852, 29/846, 430/313, 430/318, 427/97.2, 156/151|
|International Classification||H05K3/46, H05K3/42, H05K3/44|
|Cooperative Classification||Y10T29/49155, H05K2201/0338, H05K2201/09554, H05K2203/0323, H05K3/4641, H05K2201/068, H05K2203/0384, Y10T29/49165, H05K2203/061, H05K3/445, H05K3/429, H05K2203/0361, H05K3/44, H05K2201/0347|
|European Classification||H05K3/44, H05K3/46B8, H05K3/42M|
|Aug 1, 1988||AS||Assignment|
Owner name: ROCKWELL INTERNATIONAL CORPORATION
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:VOSS, FORREST L.;WITHERELL, DONALD R.;REEL/FRAME:004921/0952
Effective date: 19880715
|Oct 20, 1992||FPAY||Fee payment|
Year of fee payment: 4
|Nov 4, 1996||FPAY||Fee payment|
Year of fee payment: 8
|Dec 5, 2000||REMI||Maintenance fee reminder mailed|
|May 16, 2001||FPAY||Fee payment|
Year of fee payment: 12
|May 16, 2001||SULP||Surcharge for late payment|
Year of fee payment: 11