|Publication number||US4859806 A|
|Application number||US 07/194,666|
|Publication date||Aug 22, 1989|
|Filing date||May 17, 1988|
|Priority date||May 17, 1988|
|Publication number||07194666, 194666, US 4859806 A, US 4859806A, US-A-4859806, US4859806 A, US4859806A|
|Inventors||Robert T. Smith|
|Original Assignee||Microelectronics And Computer Technology Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (35), Non-Patent Citations (2), Referenced by (97), Classifications (28), Legal Events (5)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The present invention relates to a discretionary interconnect and, specifically, to an interconnect which can be programmed or wired through the selective connection and disconnection of the underlying transmission wires at vias selectively placed about the interconnect.
Interconnects, as building blocks for electronic circuitry and microcircuitry, typically receive and support further electrical devices, for example, substrates, i.e., smaller scale interconnects, integrated circuit chips, capacitors, resistors, and so forth, which can be electrically connected to one another to produce larger, more complex electrical structures. The interconnects typically have a sandwich-type structure through which a series of wires extend. The wires connect the electrical devices attached to the interconnect according to a plan specified by the interconnect user.
The interconnects are used in a multiplicity of designs, each requiring unique electrical circuitry. Presently, in a majority of the interconnects, the wiring plan is fixed at an early stage of manufacture. In other words, the manufacturer lays down the interconnect wiring according to a specific, predetermined plan. Such interconnects will be referred to as "design specific". As is readily apparent, design specific interconnects cannot be mass produced, except for high volume applications and are, therefore, time and cost intensive.
There is a need in the interconnect industry for an interconnect design which can be mass produced in an unspecified manner and, thereafter, programmed to produce whatever wiring plan is required by the user. Such interconnects will be referred to as "discretionary interconnects" and the final step of imposing the wiring plan on the interconnect will be referred to as "customization."
Recent efforts in this area have yielded interconnect structures having orthogonal, nonplanar arrays of transmission lines. The lines are generally in the shape of a grid with x-direction lines in one plane and y-direction lines in another plane. These lines are then joined to form the interconnect network. Reference is made to U.S. application Ser. No. 102,172, filed Sept. 29, 1987, to David H. Carey, and Ser. No. 158,172, filed Feb. 19, 1988, to Lawrence N. Smith, for descriptions of discretionary interconnects of this type.
A particular problem incurred by this type of design is the control of characteristic impedance. As a solution to this problem, conductive or ground planes are placed on either side of the x-y wiring structure to achieve a controlled impedance. However, because of the fact that the interconnect must be subsequently accessed to customize the interconnect, i.e., program the wiring network, the ground planes cannot be continuous. As the access area increases, the ability of the ground planes to control impedance diminishes.
U.S. Pat. No. 4,560,962 discloses an interconnect structure which is designed to control impedance; however, the structure is very burdensome. The design is not discretionary, but instead, the via, or points of wiring modification as will be described below, must be custom fabricated to suit each application. The design, therefore, offers limited capability to program the structure to the particular application.
In contrast, U.S. Pat. No. 2,019,625 discloses a discretionary apparatus having a grid of wires buried in a support structure with access points at select areas of wire overlap. However, this apparatus does not have ground planes and is not concerned with controlled impedance. The disclosure relates to the assembly of radio sets (pre-WW II) with a universal wiring pattern. The structure is adequate for that purpose where low to moderate signal frequencies (less than 10 MHz) are involved. In this case, the signal rise time (longer than 30 nanoseconds) is significantly longer than the transit time through the circuit (if 1 foot dimensions prevail, the signal will transit in about 2-3 nanoseconds) and therefore impedance controlled circuitry, such as would be provided by ground planes and microstrip, is not required.
Accordingly, there exists a need for a discretionary interconnect which provides sufficient means for customizing the wiring network, while providing adequate impedance control.
It is, therefore, an object of the present invention to provide a discretionary interconnect.
Another object of the present invention is to provide a discretionary interconnect which is easy to customize during fabrication or at a later stage.
Yet another object of the present invention is to provide an improved method for customizing a discretionary interconnect.
Still another object of the invention is to provide a discretionary interconnect with advantageous controlled impedance.
Thus, in accordance with one aspect of the present invention, there is provided a discretionary interconnect which includes a first set of essentially parallel, coplanar electrically conductive wires, a second set of essentially parallel, coplanar electrically conductive wires which are orthogonal to the first set of wires, first and second conductive planes positioned on either side of the wires, a first set of vias accessing the first set of wires, and a second set of vias accessing the second set of wires. The vias are preferably in a face-centered configuration.
In one embodiment, a third set of vias are provided. These vias are positioned at the areas of x-y wire overlap.
Also provided by the present interconnect is a means for joining the various wires. The joining means can be in many forms. For example, a wire trace can be used having a conductive material on one side. The trace extends between two wires to be joined, with an insulating layer positioned between the trace and the adjacent ground plane. In another embodiment, the joining means can be in the form of an insulated wire with uninsulated end segments. The trace or insulated wire can be joined to the underlying wiring structure by soldering, gluing, mechanical connectors and other means.
In accordance with another aspect of the present invention, there is provided a process for customizing an interconnect comprising the steps of producing an interconnect of the type above, selectively removing sections of the wires at the vias, and selectively interconnecting the wires at the vias. The removal step can be performed mechanically, chemically or electrochemically.
The present invention provides an easy-to-program interconnect which provides advantageous impedance control.
Further objects, features and advantages of the present invention will be apparent from a review of the detailed description of preferred embodiments which follows, when considered together with the drawings, a brief description of which follows.
In the drawings,
FIG. 1 is an isometric view of a prior art electrical apparatus.
FIG. 2 is a cross-sectional isometric view of another prior art device.
FIG. 3 is a cross-sectional isometric view of an interconnect according to the present invention.
FIG. 4 is a plan view of the interconnect of the present invention.
FIG. 5 is a cross-sectional view of an interconnect according to the present invention illustrating a x--x wire bond along lines 5--5 of FIG. 4.
FIG. 6 is a cross-sectional view of an interconnect according to the present invention illustrating an y--y wire bond along lines 6--6 of FIG. 4.
FIG. 7 is a cross-sectional view of an interconnect according to the present invention illustrating an x-y wire bond along lines 7--7 of FIG. 4.
FIG. 8 is a cross-sectional view of an interconnect according to the present invention illustrating the disconnection of an x-wire along lines 8--8 of FIG. 4.
FIG. 9 is a schematic view of an x-y wire diagram.
FIG. 9A is an enlarged sectional view of the area 9A of the diagram of FIG. 9.
FIGS. 10-13 are cross-sectional views illustrating means for joining wires according to the present invention.
FIG. 14 is an exploded isometric bottom view of an interconnect structure according to the present invention.
FIG. 15 is a plan view of another embodiment of an interconnect according to the present invention.
FIGS. 16-18 are cross-sectional views illustrating means for joining overlapping wires in the embodiment of FIG. 15.
FIG. 1 illustrates an early design of an electrical apparatus 10. The wiring is shown in the form of a series of x- and y-wires 12 and 14, respectively. The x-wires are positioned in the substrate 16 in a plane below the y-wires. The wires are joined at select areas of overlap 17 by bumps formed in the wires. The x-wires are raised and the y-wires are lowered into contact with one another. The overlap areas 17 have an opening 18 which provides access to the wires to be joined.
The apparatus of FIG. 1 does not include ground planes and is not concerned with controlling impedance. This is because the invention addresses the need for assembly of radio sets by a universal wiring pattern scheme for detection of signals of low to moderate frequency. Signal frequencies are not addressed in this patent; the concern is with arrangement and connection of the various components of a circuit. In the era that the cited invention was conceived (1930's), the applications involved the processing of signals with frequencies equal to or less than about 10 MHz (AM radio through international short wave band). These frequencies require the circuit to conduct a signal with a risetime as short as 30 nanoseconds. If the rate of change of a signal (as characterized by its risetime) is such that the signal does not change appreciably in time as it progresses through the circuit, i.e., the propagation time through the circuit is significantly shorter than the rise time of the signal, a controlled impedance environment in the circuitry is not required. For example, if the dimensions of the "radio set" circuitry are of the order of one foot, the associated circuitry propagation times would be of the order of 2-3 nanoseconds, considerably shorter than the risetime of the signal being propagated. The cited patent is suitable for that application, but not for the application conceived by the present invention where sub-nanosecond rise times are the rule, but the overall dimensions of the circuit are still about the same (one foot). The present invention addresses the application regime where the signal risetime is now shorter than its propagation time.
FIG. 2 is a recently designed structure which provides vias through the substrate. More specifically, FIG. 2 describes the invention of a 100 ohm controlled impedance multilayer printed circuit board. The board consists of six planar layers of conductor, each separated by dielectric. Proceeding through the structure, the top or component side 20 contains upper external signal traces 22 followed by internal upper signal traces 24, ground plane 26, power plane 28, internal lower signal traces 30 and the lower external signal traces 32 which are located on the lower "solder" side 34. The regular array of plated-through holes or vias 36 is provided in order to make connection from any of the signal planes to the top layer, ground plane, or voltage plane as appropriate. The via connections are determined in the design of the board and accomplished in the fabrication process by a plating technique. The geometry of the signal trace width, thickness, and separation from the ground and power planes are so chosen to create a microstrip environment with the desired 100 ohm characteristic impedance. In order to achieve identical impedances, the signal trace dimensions must vary according to their placement within the structure due to the surrounding electric field environment.
The structure of FIG. 2 does not provide for discretionary alteration of the finished structure by the ultimate user for a particular application. The via connections must be accomplished during the fabrication of the circuit board. There is no provision for arbitrary circuit race interruption or arbitrary connection to another circuit race by the user as described by the present invention.
An embodiment of the interconnect of the present invention is illustrated in FIG. 3. The interconnect 40 includes, from bottom to top, a first ground plane 42. Immediately above the ground plane is a dielectric material 44. Embedded within the dielectric is an orthogonal matrix of x- and y-transmission wires 46 and 48, respectively. These transmission wires, after they are interconnected, form the wiring structure which electrically connects the various electrical devices to be attached to the interconnect. A second ground plane 50 is placed on top of the interconnect structure.
As previously discussed, it is the goal of much present-day interconnect design to construct an interconnect which can be mass-produced in a non-customized manner and, subsequently, interconnected or "customized" to a user-specific need. The object is to move away from the construction of customized interconnects which require the laying down of wiring in a certain order and with certain specified connections. The present design lays down the wires in a grid. Once the interconnect is constructed, the end-user can specify the particular wiring scheme he or she needs and the wires are then connected or disconnected as necessary. The latter step is referred to as the customization step.
In order to perform the customization, the interconnect of FIG. 3 has a number of vias 52 which provide access to the wires. To connect wires, a wire trace or other structure to be described in more detail below is extended between the vias of the selected wires. To disconnect a wire, the wire is chemically, electrochemically or mechanically cut at the select via.
The via location is of particular importance in the present invention due to the need for controlled impedance. The presence of a via implies a disruption of the ground plane. This disruption will affect the constancy of the impedance value along a circuit trace as it passes in the vicinity of a via. A balance of requirements (dependent upon the application) must be maintained between accessibility, in the form of the number and size of vias, and the need for an ideal transmission line environment for the conducted signals.
The vias of the present interconnect are positioned in a geometrically controlled manner. Furthermore, the size of the vias are controlled so that they are large enough to be workable, yet small enough to avoid loss of control of the characteristic impedance. Because the via geometry is controlled, all of the conductors are equally spaced from like ground planes.
An additional perturbation of the constancy of impedance will occur at the internal cross-over points of the orthogonal circuit traces because of the interactions of the electromagnetic fields of the circuit traces. This interaction can be minimized by increasing the dielectric spacing (thickness) between the orthogonal arrays according to the quality of transmission required by the application. A factor of two or more in this separation between arrays compared to either array with its adjacent ground plane is appropriate.
In addition to the above noted factors for consideration in designing the present interconnect, the end-user has an additional option in controlling impedance by closing unused via openings by foil overlayment to maintain a more ideal microstrip environment for critical applications.
Finally, with reference again to FIG. 3, the vias according to this embodiment are shown to have a lip 54. As will become more apparent below, the lip or offset, decreases the likelihood that the naked wire of the connector extending from the via will contact the conductive ground plane 50.
FIG. 4 shows the interconnect 40 from above. The vias 52 are arranged in a face-centered configuration. The figure illustrates many of the structures discussed above. The lip 54 of the via is shown. Also, three wire traces 56 are shown. The traces 56 extend between wires to be connected. As shown, the connection can be between x-wires, between y-wires, or between an x- and a y-wire. The wire trace includes the wire lead itself 58 and an insulative material 60. The insulation 60 extends between the vias along the majority of the trace's length. The insulation is positioned between the ground plane and the trace to prevent shorting.
FIG. 4 also illustrates a cut or disconnected wire 62. As previously noted, the series of connections and disconnections results in the customization of the interconnect. The customization, both connection and disconnection, can be performed in any number of ways. FIGS. 5-7 and 10-13 show some examples.
FIGS. 5-7 illustrate one means for attaching wires of the interconnect, i.e., a wire trace. According to FIG. 5, the trace 56 extends between two x-wires 64 (see lines 5--5 of FIG. 4). The trace 56 is formed by the lead 58 and an insulation layer 60. As previously described, the insulation extends into the two vias 52 and isolates the lead 58 from the ground plane 50. Also illustrated in FIG. 5 is the dielectric 44. The y-wire 70 is shown in horizontal broken lines.
In another embodiment, the trace can be enclosed in insulation, except for its attachment ends. Such a design avoids any problems which may arise with the trace of FIG. 5 caused by incorrect alignment of the trace.
FIG. 5 also illustrates that the trace could extend from the other direction, i.e., down and over the lower ground plane, due to the symmetry of the interconnect geometry. The alternative trace is shown by broken lines 68.
FIG. 6 illustrates the attachment of y-wires 70 (see lines 6--6 of FIG. 4) in a manner identical to FIG. 5. Like structure is labelled with like reference numbers.
Like FIGS. 5 and 6, FIG. 7 depicts a wire trace for attaching the transmission wires of the non-committed interconnect. In FIG. 7, a connection is made between x-wire 64 and y-wire 70. The x-y connection is shown along lines 7--7 of FIG. 4.
Another method for performing the interconnection involves the use of an insulated wire, as previously mentioned. Analogous to wire-wrap techniques, the insulation is removed from the ends of the insulated wire jumper and the ends are inserted between via sidewall and substrate conductor and held by friction. Alternatively, a small amount of conductive epoxy or an amalgam can be used to enhance the contact.
Yet another method combines the use of the via sidewall and the conductive plane. The structures can be activated by selective laser radiation to form conductive paths in a subsequent post-processing step.
Additional approaches can be envisioned using sequential sputtering, evaporation, or other plating techniques using additive or subtractive processing to place layers of insulating and conducting materials.
The wire trace or insulated wire jumper can be formed from a variety of conductive materials having reasonable electrical conductivity. Suggested materials for the wire lead are copper, silver, gold and aluminum. Particularly preferred is copper. The insulation material can also be selected from a variety of materials. Examples of such materials are organic polymers, for example, polytetrafluoroethylene, polyethylene, polyimide and polyvinyl chloride. Also, ceramics and silicon are suggested non-flexible materials. Polyimide is a preferred choice.
The form of the insulated jumper could have the circular cross-section of an insulated wire or, alternatively, a rectangular metal trace supported on an insulating tape. Other cross-sections are envisioned, with the above simply being by way of example.
FIG. 8 illustrates the removal of a wire section of x-wire 64. The removal can be accomplished by a variety of means, mechanical, electrochemical and chemical, such as, mechanically cutting or punching, cutting with a laser beam or chemical treatment. The most straight-forward approach to this operation is mechanical. A punch, the operation of which can be under software control, can remove conductor at the x- or y-conductor access vias where interruption is needed. An analogous chemical approach can utilize a dispensing nozzle or pipet, positioned as in the punch example, which places a controlled amount of etchant on the conductors at the desired location. After the interruption is complete a neutralizer or water is dispensed in the same fashion to remove excess etchant and spent material.
A third technique uses a laser machining process. A personalized mask, exposing only the vias containing conductors to be interrupted, is used with a continuous raster scanned beam. A controlled rastered or vectored beam driven by software can be utilized to address the specific via locations.
FIG. 9 summarizes the geometry or configuration of the x- and y-conductor interruptions and interconnections. The figure shows an illustration of connections to all I/O of an 18*18 (324 pad) 50 mil center area array package. FIG. 9A schematically shows a wire trace interconnection between an x-and y-wire. In order to avoid complexity in the schematic, FIG. 9 shows every fifth via since these are the points for external connections.
The wire trace can be physically attached to the transmission wire, or conductor, by a variety of methods. FIG. 10 shows the use of a mechanical connector. The connector 72 is in an H or double-U configuration. The top-U receives the end of the wire trace 56 or insulated wire jumper. The lower-U engages and receives the transmission line 64. The U-shaped areas should be dimensioned to provide interference fits with the trace and conductor.
The connector 72 can be formed from a variety of materials, particularly, springy material with a large elastic behavior region. Alloys such as phosphor-bronze and beryllium-copper are suggested. Alternatively, shape memory alloys can be used. These materials change dimension on traversing a temperature transition and return to a predetermined shape.
FIG. 11 illustrates a solder connection 74 between trace 56 and wire 64. The connection of FIG. 5 can also be a solder connection. In place of solder, a conductive epoxy can be used to make the conductive connection between trace and conductor. In these cases, the via sidewalls 78 serve as dams to control placement of the epoxy or solder.
A variety of epoxies and solders can be used. Suggested epoxies include thermally activated and silver loaded room temperature setting materials. Suggested solders (selected with the temperature stability of the substrate materials in mind) include various lead-tin and indium based materials, as well as other metal alloy systems such as amalgams. Particularly preferred are conductive epoxies and low temperature solders commonly employed by the hybrid circuits industry.
FIG. 12 shows yet another means for attaching the trace 56 to wire 74. This is referred to as single point bonding. A stationary anvil 80 projects into the selected via 52 from the backside of the substrate and supports the conductor 74 to be interconnected. The thermode or ultrasonic-coupled bond tool 82 (depending on whether thermocompression or thermosonic methods are used) position the connector, e.g., wire trace or insulated bonding wire, through the via on the front side of the interconnect to effect a bond. The same procedure is used on the opposing end of the interconnect wire.
Another method, shown in FIG. 13, for interconnecting the conductors is to fill the vias with a conductive material 84 to which the trace 56 can be bonded. The via can be filled, for example, by sputtering, evaporation, or ion beam deposition. U.S. application Ser. No. 174,054, filed Mar. 28, 1988, the disclosure of which is herein incorporated by reference, discloses a technique for filling vias as herein discussed. The filled via provides for bottom and top trace or wire attachment.
The sandwich structure of the interconnect is shown in more detail in FIG. 14. As can be seen, the interconnect can be manufactured by producing symmetric wafers of ground plane 86--dielectric 88--conductor 90. The wafers are arranged so that the conductors are turned orthogonal to each other, as shown. A dielectric 92 is then positioned between the two wafers so as to align the vias. Though not shown, the dielectric 92 can have channels to accommodate the conductors 90.
The interconnect can be fabricated by a variety of known processes according to the feature size of the via and microstrip traces. For example, in a discrete component application, if a 50 mil grid is the requirement for a discretionary wiring scheme (implying 20 mil diameter vias and 10 mil wide traces with a dielectric thickness between each conductor layer of 5 mils if the design is scaled), an epoxy glass circuit board processing technique could be employed. In a multi-chip substrate application, the required via grid dimension might be 5 mils (or less) and the medium film substrate process on silicon can be employed. In the example shown (10 mil grid, 2 mil width traces, 1 mil polyimide, and 4 mil diameter vias), a flexible substrate fabrication process may be employed. An example of the latter is a fabrication process utilizing plating of photodefined metal layers and alternate coating of photodefined polymer layers starting with either a metal foil or polymer film. An alternative approach to the flexible substrate construction is to employ punched metal films and laminated dielectrics in an alternate layered construction.
In summary, the present invention is scaleable depending upon application. The fabrication process depends, accordingly, on the application of the substrate.
Via profiles can be made, for example, by etching polyimide with a CO2 laser using the previously etched via pattern in the conductor plane as a mask. CO2 radiation is absorbed by polyimide, reflected from copper.
The above production method is useful, for example, in the smaller scale, substrate technology. As a related point, because of the smaller sizes present in substrate technology, the H-shaped and U-shaped connectors discussed above may not be practical as a technique for joining the wire traces or jumpers to the underlying conductors.
Of course, as mentioned above, an advantage of the present invention is that it is scaleable. The envisioned scale depends on the application. For example, the invention is applicable in the TAB (tape automated bonding) tape or flexible circuit process using a polyimide/copper or similar multilayer composite construction. Appropriate dimensions are 2 mil circuit trace widths and 0.7 mil thickness (NEMA 1/2 ounce copper), 4 mil via diameters, and 10 mil face centered via arrays as described in FIG. 4. For a polyimide dielectric (dielectric constant approximately 3.5), layer thickness of 1 mil between trace and ground plane is appropriate; this configuration would yield a characteristic impedance of about 50 ohms. It is desirable to have a thicker dielectric layer between the orthogonal interior circuit traces to minimize the deviation from the ideal microstrip configuration and performance. 2 mils or more are appropriate for this dimension. If all copper layers are of the 1/2 ounce thickness, the overall thickness of the construction should thus be at least 7 mils. This design is appropriate for interfacing components, such as ICs in pin or pad grid array packages with densities as tight as 50 mil centers. The user programming of the wiring would involve the chemical, electrochemical or mechanical means (etching, plating, laser machining or welding) discussed above. If the chip is in a 50 mil pad array package it would mount on the substrate at every 5th via (using the via filling/interconnect technique as discussed below). FIG. 9 is an example of this type of connection of chip package to substrate wiring net.
On a larger scale, one could fabricate this invention using standard printed circuit board technologies as in glass-epoxy (FR4 or FR5) materials. In this case an appropriate trace width would be 10-20 mils, via diameter would be 20-40 mils and trace spacing would be 50-100 mils. The dielectric thickness between layers (balanced against the dielectric constant and trace width and thickness to select the desired characteristics impedance) would be in the order of 5-10 mils and the overall thickness (assuming 1 ounce copper) would be 26 mils or more. These dimensions would be appropriate for the interconnection of ICs housed in conventional dual in-line packages (DIP) with leads on 100 (or 50 using the smaller dimensions) mil centers. The DIP is interconnected to the substrate by the via filling attachment means or by the designing of a mechanical contact or clip to attach to the individual package leads. At this scale mechanical means of programming the interconnects, such as mechanically punching out the undesired connections and pressure contact to the desired connections via devices such as 72 are feasible.
On a smaller scale, of the dimensions of thick or medium films, the trace widths could be 1 mils or thinner and of 1/4 ounce copper or less. Trace spacing is 5 mils or less with a via diameter of 2 mils and the dielectric thickness scales to 1/2 mil for a 50 ohm impedance. At this dimensional level it will be appropriate to attach IC chips directly to the substrate. One means of accomplishing this (for the less complex chip) would be to attach a wire (gold or aluminum) to the desired connection in the appropriate via by means of the epoxy, solder, or amalgam techniques outlined for the flexcircuit case, or by means of laser welding or soldering. This step is accomplished prior to or after bonding the other end of the wire to the connection pads of the chip. Another example involves the use of more complex chips which have previously had a TAB tape interconnect attached. The outer lead bond sites are attached to selected substrate via connection sites by the described method above. It is desirable to design the outer lead bond sites of the tape to connect directly with the grid pattern (or integral multiple thereof) for optimum connection capability. For example, if the medium film substrate is in the form of 5 mil face centered layout, the TAB tape outer lead bond sites should be on 5 or 10 mil centers for optimum utilization of the routing capability of the substrate.
Another embodiment of the present interconnect structure is shown in FIG. 15. In addition to the vias providing access to the x- and y-wires, individually 94 and 96 respectively, there are provided vias 98 in the areas of x-y overlap. Accordingly, there are fifty percent more vias per unit substrate surface area compared to the embodiment of FIG. 4. The x-y interconnections, using the methods outlined in the preceding paragraphs, are made within these additional vias. With this arrangement, one possibility is to make x-y connections only at these additional vias 98. The x- and y-vias 94 and 96 can be used solely for conductor interruption. Accordingly, while the figure shows a lip 100 in the vias, the edges of the conductive plane may be flush with the via edges, since no interconnects are made over the conductive plane surface.
However, in the embodiment of FIG. 15, the required hole size may force substrate configurations to be fabricated with x- and y-arrays on 12 mils or greater centers, for the same trace width and dielectric thickness, thus causing a reduction in interconnect density. In addition, the shielding effect provided by the outer conductive planes is omitted where it is most necessary to reduce interaction between the orthogonal arrays--in the vicinity of the x-y crossovers. In critical applications, as described previously, the interaction between x- and y-wires in unused vias 98 can be substantially reduced by restoration of the outer conductive plane. This may be done by closing unused via openings by foil overlayment to maintain a more ideal microstrip environment.
FIGS. 16-18 illustrate various means for interconnecting the x- and y-wires at vias 98. FIG. 16 illustrates a mechanical clip 102 which frictionally engages x-wire 104 and y-wire 106. As can be seen by reference to FIG. 15, the clip is placed diagonally across the x-wire. FIGS. 16A-C are cross-sectional views of the clip along various axes to more specifically illustrate the clip structure.
FIG. 16 illustrates the use of mechanical devices, similar to those used in insulation displacement connectors which are believed to involve the formation of gas-tight microwelds between the sliding interface surfaces, as the connection is made, due to the high pressures generated by the elastic deformation of the device. This use of a mechanically generated connection is only appropriate at the largest scale of the invention, for vias and traces of at least 10 and 20 mils size, respectively, in order for the interconnection device to be of reasonable size and durability.
FIG. 17 depicts a via filling technique. This technique can be used at any scale but is most appropriate for the smaller feature sizes (via size 10 mils or less). This process is analogous to plating-up or electroforming but is more conveniently accomplished by the end user by filling with an amalgam, epoxy or solder particle-in-flux solution (as in hybrid circuit technology) which can be dispensed manually (or in an automated process) from a pipet and subsequently cured (or reflowed). The curing or reflow step can be accomplished by heating the entire substrate or by the selective heating by an appropriate radiation source such as by a laser beam of the proper wavelength for energy absorption by the via fill material.
Finally, FIG. 18 depicts a direct x- to y-bond 110. In this embodiment, a bond between individual members of the x-y array can be accomplished as described immediately above.
A wide variety of materials and technology can be utilized to construct the discretionary interconnect of the present invention. A preferred technology is the copper/polyimide technology, such as used in the manufacture of beam lead tape or flexible circuitry.
In a preferred embodiment, the individual conductors are of about 1/2 ounce copper, about 2 mils in width, on about 10 mils centers, and spaced about 1 mils from the nearer conducting plane. The orthogonal conductor arrays are separated by about 1 to 3 mils of dielectric. The individual x- and y- conductors possess approximately 50 ohm characteristic impedance, with respect to outer conducting planes. The vias are formed on a faced-centered interdigited arrangement of about 10 mil center square arrays of about 6 mil diameter vias.
The present invention, therefore, is well adapted to carry out the objects and attain the ends and advantages mentioned, as well as others inherent therein. While presently preferred embodiments of the invention have been described for the purpose of disclosure, numerous changes in the details of construction and arrangement of parts may be made without departing from the spirit of the present invention and the scope of the appended claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US2019625 *||Mar 30, 1934||Nov 5, 1935||Rca Corp||Electrical apparatus|
|US2914706 *||Mar 5, 1956||Nov 24, 1959||Librascope Inc||General purpose connector card|
|US3128332 *||Mar 30, 1960||Apr 7, 1964||Hughes Aircraft Co||Electrical interconnection grid and method of making same|
|US3137534 *||Oct 12, 1961||Jun 16, 1964||Bleiler Ray C||Pre-wired criss-cross control panel|
|US3142112 *||May 1, 1961||Jul 28, 1964||Hughes Aircraft Co||Method of making an electrical interconnection grid|
|US3148438 *||Apr 25, 1960||Sep 15, 1964||Vero Prec Engineering Ltd||Method of making wiring boards|
|US3177405 *||Dec 23, 1959||Apr 6, 1965||Sippican Corp||Modular electrical assembly|
|US3189978 *||Apr 27, 1962||Jun 22, 1965||Rca Corp||Method of making multilayer circuits|
|US3312871 *||Dec 23, 1964||Apr 4, 1967||Ibm||Interconnection arrangement for integrated circuits|
|US3478425 *||Jan 16, 1967||Nov 18, 1969||Int Standard Electric Corp||Method of making an electrical assembly|
|US3485934 *||Oct 31, 1968||Dec 23, 1969||Xerox Corp||Circuit board|
|US3535780 *||Oct 4, 1967||Oct 27, 1970||Ralph Berger||Continuous process for the production of electrical circuits|
|US3564115 *||Dec 6, 1968||Feb 16, 1971||Ferranti Ltd||Electrical interconnection grids|
|US3573708 *||Jul 22, 1969||Apr 6, 1971||Ite Imperial Corp||Tap block assembly|
|US3621116 *||Dec 29, 1969||Nov 16, 1971||Bertram C Adams||Printed circuit board|
|US3702025 *||May 12, 1969||Nov 7, 1972||Honeywell Inc||Discretionary interconnection process|
|US3711627 *||Dec 12, 1969||Jan 16, 1973||Maringulov K||Device for electrical connection of electric and electronic components and method of its manufacture|
|US3718936 *||Jun 16, 1971||Feb 27, 1973||American Express Invest||Electrostatic matrix head construction|
|US3824433 *||Mar 5, 1973||Jul 16, 1974||Thunderco Inc||Universal circuit board|
|US3838317 *||Jul 12, 1973||Sep 24, 1974||Bell Telephone Labor Inc||Cross connect switch|
|US4064357 *||Dec 2, 1975||Dec 20, 1977||Teledyne Electro-Mechanisms||Interconnected printed circuits and method of connecting them|
|US4254445 *||May 7, 1979||Mar 3, 1981||International Business Machines Corporation||Discretionary fly wire chip interconnection|
|US4434321 *||Feb 9, 1982||Feb 28, 1984||International Computers Limited||Multilayer printed circuit boards|
|US4458297 *||Nov 29, 1982||Jul 3, 1984||Mosaic Systems, Inc.||Universal interconnection substrate|
|US4467400 *||May 13, 1982||Aug 21, 1984||Burroughs Corporation||Wafer scale integrated circuit|
|US4486705 *||Dec 2, 1983||Dec 4, 1984||Burroughs Corporation||Method of testing networks on a wafer having grounding points on its periphery|
|US4521262 *||Jan 10, 1983||Jun 4, 1985||Pellegrino Peter P||Method for mass producing printed circuit boards|
|US4524239 *||Aug 31, 1982||Jun 18, 1985||Francois Rouge||Multi-layer electric circuit board and blanks therefor|
|US4560962 *||Aug 30, 1983||Dec 24, 1985||Burroughs Corporation||Multilayered printed circuit board with controlled 100 ohm impedance|
|US4636919 *||Feb 12, 1986||Jan 13, 1987||Hitachi, Ltd.||Multilayer printed circuit board|
|US4679321 *||Oct 18, 1985||Jul 14, 1987||Kollmorgen Technologies Corporation||Method for making coaxial interconnection boards|
|US4743710 *||Oct 18, 1985||May 10, 1988||Kollmorgen Technologies Corporation||Coaxial interconnection boards|
|US4764644 *||Feb 24, 1987||Aug 16, 1988||Microelectronics Center Of North Carolina||Microelectronics apparatus|
|DE2234033A1 *||Jul 11, 1972||Jan 31, 1974||Peter Kammermeier||Grundplatte zum loetlosen aufbau elektronischer schaltungen|
|GB1233844A *||Title not available|
|1||*||Anderson, P. C. et al; Josephson Package Repair; IBM Technical Disclosure Bulletin; vol. 26, No. 12; May 84; pg. 6244.|
|2||*||Flexmark Brochure (N date).|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5013249 *||Sep 12, 1989||May 7, 1991||Labinal Components And Systems, Inc.||Electrical connectors|
|US5038252 *||Jan 26, 1989||Aug 6, 1991||Teradyne, Inc.||Printed circuit boards with improved electrical current control|
|US5040996 *||Dec 30, 1988||Aug 20, 1991||Franz Kirsten Elektrotechnische Spezialfabrik||Central circuit arrangement for motor vehicles|
|US5102352 *||Jan 17, 1991||Apr 7, 1992||Kel Corporation||High frequency electrical connector comprising multilayer circuit board|
|US5133669 *||Jul 23, 1990||Jul 28, 1992||Northern Telecom Limited||Circuit board pins|
|US5187431 *||Jun 18, 1991||Feb 16, 1993||Sgs-Thomson Microelectronics S.R.L.||Universal multicontact connection between an ews probe card and a test card of a "test-on-wafer" station|
|US5213521 *||Jan 22, 1992||May 25, 1993||Kel Corporation||High frequency electrical connector assembly|
|US5270491 *||Oct 9, 1990||Dec 14, 1993||Eastman Kodak Company||Hermetically sealed microelectronic package|
|US5285018 *||Oct 2, 1992||Feb 8, 1994||International Business Machines Corporation||Power and signal distribution in electronic packaging|
|US5489749 *||Jun 29, 1994||Feb 6, 1996||Tessera, Inc.||Semiconductor connection components and method with releasable lead support|
|US5491302 *||Sep 19, 1994||Feb 13, 1996||Tessera, Inc.||Microelectronic bonding with lead motion|
|US5496971 *||Aug 29, 1994||Mar 5, 1996||Fujitsu Limited||Circuit arrangement for multilayer printed circuit board|
|US5508938 *||Sep 21, 1993||Apr 16, 1996||Fujitsu Limited||Special interconnect layer employing offset trace layout for advanced multi-chip module packages|
|US5518426 *||Aug 4, 1995||May 21, 1996||Burndy Corporation||Electrical connector and method of assembling an electrical connector with rows of interspaced contacts|
|US5536909 *||Oct 13, 1994||Jul 16, 1996||Tessera, Inc.||Semiconductor connection components and methods with releasable lead support|
|US5597313 *||Dec 21, 1994||Jan 28, 1997||Labinal Components And Systems, Inc.||Electrical connectors|
|US5600100 *||Nov 10, 1992||Feb 4, 1997||Itt Automotive Europe Gmbh||Electrical device, in particular steering column switch for automotive vehicles|
|US5612511 *||Sep 25, 1995||Mar 18, 1997||Hewlett-Packard Company||Double-sided electrical interconnect flexible circuit for ink-jet hard copy systems|
|US5637834 *||Feb 3, 1995||Jun 10, 1997||Motorola, Inc.||Multilayer circuit substrate and method for forming same|
|US5638598 *||Jun 5, 1995||Jun 17, 1997||Hitachi Chemical Company, Ltd.||Process for producing a printed wiring board|
|US5672062 *||May 11, 1994||Sep 30, 1997||Labinal Components And Systems, Inc.||Electrical connectors|
|US5704795 *||Jun 3, 1996||Jan 6, 1998||Labinal Components And Systems, Inc.||Electrical connectors|
|US5723823 *||Jun 9, 1994||Mar 3, 1998||Dell Usa, L.P.||Circuit board with enhanced rework configuration|
|US5727231 *||May 21, 1996||Mar 10, 1998||International Business Machines Corporation||Method for personalizing integrated circuit devices|
|US5787581 *||Aug 17, 1995||Aug 4, 1998||Tessera, Inc.||Methods of making semiconductor connection components with releasable load support|
|US5806178 *||Jan 21, 1997||Sep 15, 1998||Dell U.S.A., L.P.||Circuit board with enhanced rework configuration|
|US5844168 *||Dec 2, 1996||Dec 1, 1998||Minnesota Mining And Manufacturing Company||Multi-layer interconnect sutructure for ball grid arrays|
|US5886309 *||Jun 28, 1996||Mar 23, 1999||Fujitsu Limited||Matrix switch board, connection pin, and method of fabricating them|
|US5915752 *||Jul 23, 1993||Jun 29, 1999||Tessera, Inc.||Method of making connections to a semiconductor chip assembly|
|US5937276 *||Oct 8, 1997||Aug 10, 1999||Tessera, Inc.||Bonding lead structure with enhanced encapsulation|
|US5937494 *||Nov 7, 1996||Aug 17, 1999||Hewlett-Packard Company||Method for assembling an ink-jet pen having a double-sided electrical interconnect flexible circuit|
|US5977618 *||Apr 7, 1998||Nov 2, 1999||Tessera, Inc.||Semiconductor connection components and methods with releasable lead support|
|US6054756 *||Mar 15, 1999||Apr 25, 2000||Tessera, Inc.||Connection components with frangible leads and bus|
|US6081035 *||Oct 24, 1996||Jun 27, 2000||Tessera, Inc.||Microelectronic bond ribbon design|
|US6081999 *||Dec 14, 1998||Jul 4, 2000||Yazaki Corporation||Wire-circuit sheet manufacturing method|
|US6093933 *||Mar 16, 1998||Jul 25, 2000||Micron Technology, Inc.||Method and apparatus for fabricating electronic device|
|US6116912 *||Sep 15, 1998||Sep 12, 2000||Fujitsu Limited||Matrix switch board used to connect/disconnect switching system-and subscriber-side line|
|US6137054 *||Jan 24, 1995||Oct 24, 2000||Yazaki Corporation||Wire-circuit sheet and electric junction box thereof|
|US6143990 *||Jun 25, 1997||Nov 7, 2000||Fuji Xerox Co., Ltd.||Printed wiring board with two ground planes connected by resistor|
|US6181219||Dec 2, 1998||Jan 30, 2001||Teradyne, Inc.||Printed circuit board and method for fabricating such board|
|US6184477 *||Dec 2, 1998||Feb 6, 2001||Kyocera Corporation||Multi-layer circuit substrate having orthogonal grid ground and power planes|
|US6191473||May 20, 1999||Feb 20, 2001||Tessera, Inc.||Bonding lead structure with enhanced encapsulation|
|US6216342||Dec 11, 1998||Apr 17, 2001||Fujitsu Limited||Method for fabricating a matrix switchboard and connection pin|
|US6255600||Sep 5, 1997||Jul 3, 2001||The Board Of Trustees Of The University Of Arkansas||Electronic interconnection medium having offset electrical mesh plane|
|US6272744||May 24, 1999||Aug 14, 2001||Tessera, Inc.||Semiconductor connection components and methods with releasable lead support|
|US6297460 *||Feb 28, 1995||Oct 2, 2001||The Board Of Trustees Of The University Of Arkansas||Multichip module and method of forming same|
|US6303871 *||Jun 11, 1999||Oct 16, 2001||Intel Corporation||Degassing hole design for olga trace impedance|
|US6326245||Sep 15, 1999||Dec 4, 2001||Micron Technology, Inc.||Method and apparatus for fabricating electronic device|
|US6329607||Sep 18, 1996||Dec 11, 2001||Tessera, Inc.||Microelectronic lead structures with dielectric layers|
|US6359236||Aug 13, 1996||Mar 19, 2002||Tessera, Inc.||Mounting component with leads having polymeric strips|
|US6386887 *||Mar 13, 2001||May 14, 2002||Framatome Connectors International||Connector provided with configurable contacts|
|US6388200||Apr 25, 2001||May 14, 2002||The Board Of Trustees Of The University Of Arkansas||Electronic interconnection medium having offset electrical mesh plane|
|US6415504 *||Sep 9, 1996||Jul 9, 2002||Fujitsu Limited||Altering method of circuit pattern of printed-circuit board|
|US6443737 *||Jan 12, 2001||Sep 3, 2002||Sumitomo Wiring Systems, Ltd.||Circuit board, electrical connection box having the circuit board and method of making the circuit board|
|US6528735 *||Sep 7, 2001||Mar 4, 2003||International Business Machines Corporation||Substrate design of a chip using a generic substrate design|
|US6528757 *||May 30, 2001||Mar 4, 2003||Nec Corporation||Apparatus processing a gate portion in a semiconductor manufacturing apparatus, which remove a gate correspondence portion from a semiconductor package connected to a lead frame, and a resin burr deposited on a lead portion associated with the semiconductor package|
|US6531345||Jul 31, 2001||Mar 11, 2003||Micron Technology, Inc.||Method and apparatus for fabricating electronic device|
|US6613988 *||Aug 23, 2001||Sep 2, 2003||Dirk Powers||Circuit board system with raised interconnects of conductive circuit traces|
|US6797545||Sep 30, 2002||Sep 28, 2004||Micron Technology, Inc.||Method and apparatus for fabricating electronic device|
|US6831233 *||Mar 7, 2001||Dec 14, 2004||Intel Corporation||Chip package with degassing holes|
|US6888229||Jun 18, 2004||May 3, 2005||Tessera, Inc.||Connection components with frangible leads and bus|
|US6909065||Apr 16, 2002||Jun 21, 2005||Fujitsu Limited||Altering method of circuit pattern of printed-circuit board, cutting method of circuit pattern of printed-circuit board and printed-circuit board having altered circuit pattern|
|US6921868 *||Apr 27, 2001||Jul 26, 2005||Nokia Corporation||Trimming of embedded structures|
|US7020960 *||Jan 22, 2004||Apr 4, 2006||Finisar Corporation||Systems and methods for fabricating printed circuit boards|
|US7242592 *||Jun 24, 2003||Jul 10, 2007||Amphenol Corporation||Printed circuit board for high speed, high density electrical connector with improved cross-talk minimization, attenuation and impedance mismatch characteristics|
|US7243423||Nov 30, 2004||Jul 17, 2007||Intel Corporation||Chip package with degassing holes|
|US7473851 *||May 2, 2005||Jan 6, 2009||Labinal||Cross-connecting by permutations using configurable printed circuits|
|US7508681 *||Jun 12, 2007||Mar 24, 2009||Amphenol Corporation||Printed circuit board for high speed, high density electrical connector with improved cross-talk minimization attenuation and impedance mismatch characteristics|
|US7531755||Jun 20, 2005||May 12, 2009||Nokia Corporation||Trimming of embedded structures|
|US7638715 *||Jul 18, 2006||Dec 29, 2009||Fujitsu Component Limited||Printed circuit board and manufacturing method therefor|
|US7663890||Dec 9, 2005||Feb 16, 2010||Finisar Corporation||Printed circuit boards for use in optical transceivers|
|US7999192||Mar 14, 2007||Aug 16, 2011||Amphenol Corporation||Adjacent plated through holes with staggered couplings for crosstalk reduction in high speed printed circuit boards|
|US8247704 *||Jul 15, 2009||Aug 21, 2012||Hong Fu Jin Precision Industry (Shenzhen) Co., Ltd.||Motherboard interconnection device|
|US8288661||Nov 12, 2009||Oct 16, 2012||Fujitsu Component Limited||Printed circuit board and manufacturing method therefor|
|US8431831 *||Oct 8, 2008||Apr 30, 2013||Oracle America, Inc.||Bond strength and interconnection in a via|
|US8481866||Jul 20, 2011||Jul 9, 2013||Amphenol Corporation||Adjacent plated through holes with staggered couplings for crosstalk reduction in high speed printed circuit boards|
|US20010008313 *||Mar 7, 2001||Jul 19, 2001||Intel Corporation||Chip package with degassing holes|
|US20020138979 *||Apr 16, 2002||Oct 3, 2002||Fujitsu Limited||Altering method of circuit pattern of printed-circuit board, cutting method of circuit pattern of printed-circuit board and printed-circuit board having altered circuit pattern|
|US20020151111 *||Jun 5, 2002||Oct 17, 2002||Tessera, Inc.||P-connection components with frangible leads and bus|
|US20030161121 *||Apr 27, 2001||Aug 28, 2003||Olli Salmela||Trimming of embedded structures|
|US20040261263 *||Jan 22, 2004||Dec 30, 2004||Stephen Nelson||Systems and methods for fabricating printed circuit boards|
|US20040264153 *||Jun 24, 2003||Dec 30, 2004||Payne Jason J.||Printed circuit board for high speed, high density electrical connector with improved cross-talk minimization, attenuation and impedance mismatch characteristics|
|US20050077077 *||Nov 30, 2004||Apr 14, 2005||Intel Corporation||Chip package with degassing holes|
|US20050230349 *||Jun 20, 2005||Oct 20, 2005||Broadcom Corporation||Trimming of embedded structures|
|US20050241852 *||May 2, 2005||Nov 3, 2005||Labinal||Cross-connecting by permutations using configurable printed circuits|
|US20060118331 *||Dec 9, 2005||Jun 8, 2006||Stephen Nelson||Printed circuit boards for use in optical transceivers|
|US20080030970 *||Jun 12, 2007||Feb 7, 2008||Payne Jason J||Printed circuit board for high speed, high density electrical connector with improved cross-talk minimization, attenuation and impedance mismatch characteristics|
|US20100051336 *||Nov 12, 2009||Mar 4, 2010||Fujitsu Component Limited||Printed circuit board and manufacturing method therefor|
|US20100084178 *||Oct 8, 2008||Apr 8, 2010||Sun Microsystems, Inc.||bond strength and interconnection in a via|
|US20100277882 *||Jul 15, 2009||Nov 4, 2010||Hong Fu Jin Precision Industry (Shenzhen) Co., Ltd.||Motherboard and motherboard layout method|
|US20170170592 *||Jan 12, 2017||Jun 15, 2017||Nuvotronics, Inc.||Batch fabricated microconnectors|
|EP1596640A1 *||Apr 29, 2005||Nov 16, 2005||Airbus France||Cross-connection by permutations using configurable printed circuit boards|
|WO1990010370A1 *||Feb 21, 1990||Sep 7, 1990||Fmtt, Inc.||Matrix capacitor|
|WO1994003036A1 *||Jul 23, 1993||Feb 3, 1994||Tessera, Inc.||Semiconductor connection components and methods with releasable lead support|
|WO1996009745A1 *||Sep 19, 1995||Mar 28, 1996||Tessera, Inc.||Microelectronic bonding with lead motion|
|WO1997049144A1 *||Jun 11, 1997||Dec 24, 1997||Le Port Joel||Device for effecting electrical wiring system connections|
|WO1998025301A1 *||Apr 2, 1997||Jun 11, 1998||Minnesota Mining And Manufacturing Company||Tab tape ball grid array package with vias laterally offset from solder ball bond sites|
|U.S. Classification||174/261, 439/108, 439/46, 439/511, 29/847, 439/75, 361/805, 439/47|
|International Classification||H05K1/00, H05K3/42, H05K1/02, H05K3/22, H01R9/28, H05K3/40|
|Cooperative Classification||Y10T29/49156, H05K1/0292, H05K1/0289, H05K3/222, H05K2201/10287, H01R12/523, H05K1/0287, H01R9/28, H05K2203/175, H05K1/0218, H05K2201/0715|
|European Classification||H05K1/02M2B, H01R9/09F3, H05K3/22A|
|May 17, 1988||AS||Assignment|
Owner name: MICROELECTRONICS AND COMPUTER TECHNOLOGY CORPORATI
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:SMITH, ROBERT T.;REEL/FRAME:004892/0790
Effective date: 19880505
Owner name: MICROELECTRONICS AND COMPUTER TECHNOLOGY CORPORATI
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SMITH, ROBERT T.;REEL/FRAME:004892/0790
Effective date: 19880505
|Dec 23, 1992||FPAY||Fee payment|
Year of fee payment: 4
|Jan 30, 1997||FPAY||Fee payment|
Year of fee payment: 8
|Jan 11, 2001||FPAY||Fee payment|
Year of fee payment: 12
|Jul 23, 2004||AS||Assignment|
Owner name: STOVOKOR TECHNOLOGY LLC, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICROLECTRONICS AND COMPUTER TECHNOLOGY CORPORATION;REEL/FRAME:014892/0165
Effective date: 20040128