|Publication number||US4978420 A|
|Application number||US 07/460,421|
|Publication date||Dec 18, 1990|
|Filing date||Jan 3, 1990|
|Priority date||Jan 3, 1990|
|Also published as||DE69033615D1, DE69033615T2, EP0436387A2, EP0436387A3, EP0436387B1|
|Publication number||07460421, 460421, US 4978420 A, US 4978420A, US-A-4978420, US4978420 A, US4978420A|
|Inventors||Valerie A. Bach|
|Original Assignee||Hewlett-Packard Company|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (7), Referenced by (53), Classifications (29), Legal Events (9)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The invention relates generally to etching of dielectric layers in an integrated circuit fabrication process, and more particularly to a technique for etching via holes in a dual-layer dielectric for metallization of the circuit.
In conventional integrated circuit fabrication processes, circuit devices such as transistors are formed in a semiconductor substrate. Metal or other conductive contacts and interconnects are formed over and through a dielectric layer, such as a field oxide layer, deposited over the semiconductor substrate. In large-scale (LSI) and very large-scale (VLSI) integrated circuit technologies, it is common to have multiple layers of metallization forming interconnects over the surface of an integrated circuit. An insulative dielectric is deposited between each metallization layer. Electrical contact vias are formed between metallization layers by forming via holes in the dielectric layer in predetermined locations to expose selected areas of the preceding metal layer for contact by deposition of a succeeding metallization layer.
Conventional integrated circuit metallization processes use either silicon oxide or silicon nitride as the interlayer dielectric material. U.S. Pat. No. 4,545,852 commonly assigned herewith, discloses a dual-layer dielectric process. This dual-layer dielectric provides a number of process advantages but one disadvantage is that etching the via holes through two different layers requires two different etches.
The top layer of the dual dielectric film is plasma-enhanced chemical vapor-deposited (PECVD) silicon nitride and the bottom layer is PECVD silicon oxide. Silicon nitride layers are typically etched in a fluorine-rich plasma etch, while silicon oxide layers are typically etched in a fluorine-deficient fluorocarbon plasma etch. Nitride layers are etched more by chemical reactions while oxide etching generally requires ion bombardment. The chemical etching of silicon nitride results in an isotropic profile of the opening etched into the layer. Ion bombardment of a silicon oxide layer results in what is called an anisotropic, straight-walled profile. As heretofore practiced, these two different etch methods have been carried out in discrete processes and separate etching chambers.
To form via holes in a dual-layer dielectric using these etching techniques requires that the nitride layer be etched in a first step in one processing chamber, transferred to a second processing chamber after via holes have been etched through the nitride layer, and etched in a second processing step to extend the via holes through the oxide layer to expose an upper surface of a metal layer beneath the oxide layer. The separate processes thus require more time, equipment, labor and processing complexity than single-dielectric layer metallization processes. There is also a risk of wafer contamination during transfer between processing chambers.
Another problem that arises generally in forming vias is that metal deposition/coverage down into a straight-walled via hole (vertical anisotropic profile) is difficult. Without proper metal coverage, the integrated circuit will not function properly. Preferably, the via hole should have a sloped sidewall, which is difficult to obtain in a dual-layer dielectric composed of a layer of silicon nitride atop a layer of silicon oxide. Isotropic chemical etching of nitride presents a two-fold problem: One is that the thickness of the nitride layer is typically nonuniform, particularly so in multilayer metallizations. As multiple layers are built up, interconnections and crossovers of interconnections in different layers make the surface uneven. This unevenness is replicated in the PECVD oxide and nitride layers. Conventionally, to reduce unevenness so that a succeeding metallization layer can be more reliably deposited, requires an intervening planarization step. In this step, elevated areas of the nitride layer are thinned. If the nitride layer is chemically etched, as is conventional, then where the nitride layer is thin the chemical etch will continue to etch the nitride laterally underneath the resist layer. Consequently, via holes formed where the nitride film is thin will be larger than those formed where the nitride film is thick. This distribution of via hole sizes across a wafer results in process problems, with metal coverage of the large holes being one of those problems. Even a single oxide layer dielectric via etch generally requires two different etches, an isotropic etch followed by an anisotropic etch, in different etching chambers; otherwise, metal coverage problems will occur.
The prior technique of etching via holes in a dual-layer dielectric generally produces via holes with vertical sidewalls through the nitride layer, a stair-step profile in the upper portion of the oxide layer, and a hole of reduced diameter extending through the oxide layer as shown in dashed lines in FIG. 2.
Accordingly, a need remains for a better method of forming via holes in dual-layer dielectric for the formation of vias. R. C. Langley et al. of Micron Technology recently proposed a one-chamber polycide sandwich etching method of forming polycide hybrid gate structures consisting of a metal silicide on top of polysilicon (Semiconductor International, October 1989, pages 95-97). It would be desirable to have a single chamber via etching process that is effective and reliable to form via holes in a dual-layer dielectric.
One object of the invention is to improve the formation of via holes in a dual-layer dielectric in connection with metallization of an integrated circuit.
Another object of the invention is to simplify the process of forming via holes in a dual-layer dielectric.
A further object of the invention is to improve the sidewall profile of via holes etched in a dual-layer dielectric formed of successive silicon oxide and silicon nitride layers.
Yet another object is to etch via holes in a dual-layer dielectric over an underlying metal line substantially without etching or oxidizing the upper surface of the metal.
Another object is to reduce the variation of via hole diameter resulting from variations in nitride layer thickness in a dual-layer dielectric.
An additional object of the invention as aforesaid is to fully form via holes in a dual-layer dielectric in a single processing chamber.
The invention is an improved method of forming vias in a dual-layer dielectric including a silicon oxide (SiO2) layer formed on an integrated circuit substrate and a silicon nitride (SiNi3) layer formed on the oxide layer. The method includes forming a photoresist layer atop the nitride layer and patterning the photoresist to define a via hole therein. The nitride and oxide layers are successively etched through the via holes defined in the photoresist layer to form one or more via holes through the dual-layer dielectric. Etching of the nitride layer includes plasma etching the nitride selectively to the oxide layer.
After etching through the nitride layer, the via hole can be extended through the oxide layer down to an upper surface of an underlying metal line by plasma etching selectively to the metal. A metallization layer can then be deposited over the dielectric, including within the via holes to make contact to the underlying metal line. The etching procedure is preferably carried out in substeps in which the chemistry of the plasma is varied to control the etching selectivity. In particular, oxygen can be added for the nitride layer etching substep and reduced or removed for the oxide layer etching substep. A single processing chamber can be used for both etching substeps.
The process can also be controlled to produce a desired via-hole sidewall profile. Preferably, the via hole is formed with a tapered sidewall extending continuously through the nitride and oxide layers to aid in deposition of metal therein. Such control includes anisotropically etching the via hole defined in the photoresist.
The term "substrate" refers generally to a wafer or die having an intermediate integrated circuit structure formed thereon, typically including a silicon or other semiconductor layer having transistor or other semiconductor devices formed therein, a passivating field oxide layer over the semiconductor layer, metal or other conductive contacts extending downward through the oxide layer to the semiconductor layer and interconnects extending laterally over the surface of the passivating layer.
The term "selectively to" can be defined alternatively as "preferentially over." In other words, etching a first material selectively to a second material means that the first material is etched preferentially over the second material being etched.
The foregoing and other objects, features and advantages of the invention will become more readily apparent from the following detailed description of a preferred embodiment which proceeds with reference to the drawings.
FIG. 1 is a cross-sectional view of a portion of an integrated circuit substrate showing the etching steps in the process of the present invention.
FIG. 2 is a cross-sectional view similar to FIG. 1 showing a via hole fully formed in the dual-layer dielectric in accordance with the invention, dashed lines showing the stair-step sidewall profile produced using the prior art method for comparison with the tapered sidewall profile produced by the present invention.
A via hole 10 is formed in accordance with the invention in an integrated circuit fabricated as shown in part in FIG. 1. Circuit device structures (not shown) are formed in a silicon wafer 12 and intervening areas of the silicon surface are passivated by formation or deposition of a silicon oxide (SiO2) layer 14 (e.g., 5500 angstroms thick). A first layer of metal lines interconnect the circuit devices over the oxide layer. In the preferred embodiment, the metal lines comprise an aluminum (Al/1%Si) layer 16 (e.g., 5000 angstroms) and an overlying tungsten (W) layer 17 (e.g., 500 angstroms). For purposes of the present invention, the foregoing structure is referred to as the substrate.
A dual-layer dielectric is formed over the first layer metal lines, preferably as described in commonly assigned U.S. Pat. No. 4,545,852, incorporated by reference herein. This dielectric is formed by plasma enhanced chemical vapor deposition (PECVD) of a first, silicon oxide (SiO2) layer 18 (e.g., 5000 angstroms) on the substrate (i.e., over the field oxide 14 and metal lines 16, 17) and of a silicon nitride (SiN3) layer 20 (e.g., 4500 angstroms) on the oxide layer 18. Then the nitride layer is planarized (e.g., by plasma etching). Planarization reduces the thickness of elevated areas of the nitride layer, such as area 21, over underlying metal lines.
Next, a photoresist layer (e.g., 14000 angstroms) is deposited over the exposed wafer surface and patterned to define via holes therein, as indicated in dashed lines 24. The photoresist-defined via holes preferably have an initial upper opening diameter of 1.85 μm. and a base diameter at the surface of nitride layer 21 of 1.2 μm.
The wafer is then placed in a processing chamber, such as an LRC 4500 Rainbow oxide etcher manufactured by Lam Research of Fremont, Calif., for etching of the via holes 10 through the dual-layer dielectric to the metal layer 17 in a series of substeps or processes in accordance with the invention.
In a first substep or process, the nitride layer is etched through the photoresist-defined via holes 24 to produce a partial dielectric or nitride-defined via hole therethrough as shown by dashed lines 26. This substep or process is predominantly anisotropic. The photoresist is also etched at approximately the same rate as the nitride so that the sidewalls of the photoresist-defined and nitride-defined via hole gradually widen and assume a profile that is tapered downward and inward. By the time that the nitride layer is etched through to the oxide layer, the base of the partial via hole is about 1.45 μm. wide at the oxide upper surface. This first etching process is selective to oxide. That is, nitride and photoresist are etched preferentially over oxide, both with a selectivity of about 2.5:1.
Upon detection of an endpoint of the nitride etching step, the oxygen flow is reduced and preferably terminated for the oxide etching processes. Stopping oxygen flow in the oxide etching steps reduces the photoresist etch rate.
In a second substep or process, the oxide layer is etched, as shown in dashed lines 28, with a selectivity to nitride and photoresist, down to metal surface 30. That is, the oxide is etched preferentially over nitride (selectivity about 1.2:1) and over photoresist (selectivity about 2:1). The oxide etch is also highly selective to tungsten (W) layer 17 (approximately 18:1).
In a third substep or process, the oxide is overetched. This step is used to assure that all of the via holes are cleared of the oxide layer. The oxide overetch step is even more selective to nitride (approximately 1.3:1) and photoresist (approximately 3.3:1), and only somewhat less selective for tungsten (approximately 12:1).
Each of the plasma etching processes are controlled so as to form the via hole 10 in the dual-layer dielectric with a sidewall 32 having a profile defining an inward and downward tapered continuous surface. This control includes controlling chemical composition and other conditions of the plasma atmosphere in which the etching processes are performed so as to vary the selectivity of each etching process in turn. Specifically, the plasma etch is controlled initially to etch the photoresist and nitride layers preferentially over the oxide layer, which is thereby exposed within the via hole. Then it is controlled to etch the oxide preferentially over the photoresist and nitride layers and an underlying metal layer.
The feedstock to the plasma reactor includes a flow of a fluorine compound (preferably CF4, alternatively SF6) and a flow of oxygen during the nitride etching process. The addition of oxygen to a CF4 or SF6 plasma chemistry increases the fluorine atom density leading to higher nitride etch rates. Further, an increase in oxygen flow results in a lower oxide etch rate.
The chemical composition is also controlled during the nitride etching process to etch the photoresist layer, mostly by oxidation, simultaneously with etching the nitride layer and at about the same etch rate. The flow of oxygen during the nitride etching process aids in contouring the photoresist-defined via hole to an inward and downward tapered shape. This shape is preserved in subsequent anisotropic oxide etching steps.
Another element of control is the flow rate of inert gas used to form the plasma, preferably argon. The inert gas dilutes the etchant chemistry, and this dilution is changed during the etching processes. Initially, in the example set forth in Table 1 below, the argon flow rate is 1200 sccm (standard cubic centimeters), compared to flow rates of 10 sccm of CF4 and 30 sccm of O2. Simultaneously with changing the gas chemistry to etch oxide preferentially over nitride, the dilution is reduced by half, to 600 sccm argon, with 70 sccm CF4, 30 sccm CHF3 and no oxygen. For the overetch process, dilution is again reduced by about half to 250 sccm, with 25 sccm CF4, 25 sccm CHF3 and again no oxygen.
Control is also exercised over the power supplied to the plasma to aid in varying the selectivity of each etching process to oxide and to nitride, in turn. The power is set in the nitride etching process at a first power level in a range of 325-350 Watts. The photoresist and nitride layers are etched at approximately equal etch rates greater than an etch rate for the oxide layer. The power is set in the oxide etching process at a second, increased power level, about 375 Watts. The etch rate for the oxide layer is increased while the nitride etch rate remains constant. The effect is that selectivity of the oxide etch to nitride is increased.
The integrated circuit substrate includes a first metal layer underlying the dual-layer dielectric. Etching is also controlled to minimize etching of this metal. This includes controlling the etching of the oxide layer so as to be selective to the metal layer. The metal preferably includes a top layer 17 of tungsten, which is highly resistant to the oxide etch and somewhat less resistant to the overetch.
An operative example of the etching gas chemistry and plasma conditions for each etching substep or process is listed in three columns in Table 1. Corresponding experimental results are shown in three columns of Table 2.
TABLE 1______________________________________VIA ETCH RECIPERF Matching: Load = 6 Tune = 4 Nitride Etch Oxide Etch Overetch______________________________________Pressure 1000 mT 1200 mT 500 mTPower 350 Watts 375 Watts 350 WattsRF Frequency 400 KHz 400 KHz 400 KHzRF Load 339 361 385RF Fwd 360 372 387Gas Flows:Argon 1200 sccm 600 sccm 250 sccmCF4 10 sccm 70 sccm 25 sccmCHF3 0 30 sccm 25 sccmO2 30 sccm 0 0Backside He 13 Torr 13 Torr 13 TorrEndpoint Chn. A Chn. CMonochrometer 388 nm 483 nmTrigger (% 70% 50%fraction ofbaseline)Etch time limits 65 sec. 60 sec. Same as oxide______________________________________
Those features of the etching chemistry and conditions having the most effect in the present invention have been discussed above. The etching apparatus includes known chemical detection means for detecting an endpoint to each etching substep or process. The endpoint detection settings and channels used in the LRC 4500 are shown in Table 1. Upon detection of the endpoint of etching of the nitride layer, the second etching substep or process is commenced by changing the gas chemistry. Similarly, the endpoint of oxide etching is detected and used to trigger the overetching process. The duration of the oxide etch is used to time the overetch process. Each process is thus automatically controlled but etch time limits are also programmed as a precaution, as listed in the last line of Table 1. A typical nitride etch time is 45 seconds; typical oxide etch and overetch times are 30 seconds. Pressure and changes in pressure are designed to enhance uniformity of the etching steps and have little effect on the relative etching of different materials. The remaining conditions in Table 1 should be self-explanatory to one skilled in the art.
TABLE 2______________________________________RESULTS Nitride Etch Oxide Etch Overetch______________________________________Etch rates:Nitride 8388 6863 3584 A./min.Oxide 3390 8398 4741 A./min.Resist 7274 3846 1429 A./min.Tungsten 450 440% Uniformity:Nitride 5.6 3.5 4.8Oxide 3.6 1.0 5.0Selectivity:Nit:Ox 2.47 .81 .75Nit:PR 1.15 1.78 2.51Ox:PR .4 2.1 3.32Ox:W 18.4 11.8______________________________________
Table 2 shows that the nitride and resist layers are etched more than the oxide layer under the conditions of the first column of Table 1, and that the oxide is etched more than the nitride and photoresist under the conditions in the second and third columns of Table 1. The principal parameters that effect nitride etching are the power and, to a lesser extent, the flow of oxygen in a plasma atmosphere which includes a suitable etchant, such as CF4 (or SF6). Photoresist etching is primarily determined by the presence or absence of a flow of oxygen but power also affects it to a lesser extent. Oxide etching in the presence of CF4 in a range of 10-50 sccm is most influenced by oxygen flow and plasma power. The underlying metal layer has an upper surface of tungsten, resistant to the oxide and overetch processes of Table 1.
Once via holes 10 are formed, a second layer of metal is deposited over the dual-layer dielectric, including in the via holes in contact with layer 17. This layer can then be patterned to form a second interconnect metallization layer. The procedure of depositing a dual-layer dielectric, planarizing, forming via holes, and depositing and patterning a metal layer can be repeated to form a third interconnect metallization layer.
Having illustrated and described the principles of my invention in a preferred embodiment thereof, it should be readily apparent to those skilled in the art that the invention can be modified in arrangement and detail without departing from such principles. I claim all modifications coming within the spirit and scope of the accompanying claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3474021 *||Jul 25, 1966||Oct 21, 1969||Ibm||Method of forming openings using sequential sputtering and chemical etching|
|US4376672 *||Oct 26, 1981||Mar 15, 1983||Applied Materials, Inc.||Materials and methods for plasma etching of oxides and nitrides of silicon|
|US4420504 *||May 17, 1982||Dec 13, 1983||Raytheon Company||Programmable read only memory|
|US4529476 *||Jun 1, 1984||Jul 16, 1985||Showa Denko K.K.||Gas for selectively etching silicon nitride and process for selectively etching silicon nitride with the gas|
|US4545852 *||Jun 20, 1984||Oct 8, 1985||Hewlett-Packard Company||Planarization of dielectric films on integrated circuits|
|US4568410 *||Dec 20, 1984||Feb 4, 1986||Motorola, Inc.||Selective plasma etching of silicon nitride in the presence of silicon oxide|
|US4793897 *||Mar 20, 1987||Dec 27, 1988||Applied Materials, Inc.||Selective thin film etch process|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5269879 *||Oct 16, 1991||Dec 14, 1993||Lam Research Corporation||Method of etching vias without sputtering of underlying electrically conductive layer|
|US5269880 *||Apr 3, 1992||Dec 14, 1993||Northern Telecom Limited||Tapering sidewalls of via holes|
|US5286344 *||Jun 15, 1992||Feb 15, 1994||Micron Technology, Inc.||Process for selectively etching a layer of silicon dioxide on an underlying stop layer of silicon nitride|
|US5294295 *||Oct 31, 1991||Mar 15, 1994||Vlsi Technology, Inc.||Method for moisture sealing integrated circuits using silicon nitride spacer protection of oxide passivation edges|
|US5315147 *||Sep 25, 1989||May 24, 1994||Grumman Aerospace Corporation||Monolithic focal plane array|
|US5391513 *||Dec 22, 1993||Feb 21, 1995||Vlsi Technology, Inc.||Wet/dry anti-fuse via etch|
|US5399532 *||Jul 30, 1992||Mar 21, 1995||At&T Corp.||Integrated circuit window etch and planarization|
|US5441595 *||May 5, 1994||Aug 15, 1995||Nec Corporation||Dry etching apparatus and method of forming a via hole in an interlayer insulator using same|
|US5468339 *||Oct 9, 1992||Nov 21, 1995||Advanced Micro Devices, Inc.||Plasma etch process|
|US5468340 *||Nov 30, 1993||Nov 21, 1995||Gupta; Subhash||Highly selective high aspect ratio oxide etch method and products made by the process|
|US5493096 *||May 10, 1994||Feb 20, 1996||Grumman Aerospace Corporation||Thin substrate micro-via interconnect|
|US5621193 *||May 23, 1995||Apr 15, 1997||Northrop Grumman Corporation||Ceramic edge connect process|
|US5658425 *||Jun 7, 1995||Aug 19, 1997||Lam Research Corporation||Method of etching contact openings with reduced removal rate of underlying electrically conductive titanium silicide layer|
|US5672242 *||Jan 31, 1996||Sep 30, 1997||Integrated Device Technology, Inc.||High selectivity nitride to oxide etch process|
|US5674356 *||Apr 4, 1995||Oct 7, 1997||Sony Corporation||Method for forming a semiconductor device in which an anti reflective layer is formed by varying the composition thereof|
|US5746884 *||Aug 13, 1996||May 5, 1998||Advanced Micro Devices, Inc.||Fluted via formation for superior metal step coverage|
|US5795833 *||Aug 1, 1996||Aug 18, 1998||Taiwan Semiconductor Manufacturing Company, Ltd||Method for fabricating passivation layers over metal lines|
|US5831321 *||Sep 11, 1996||Nov 3, 1998||Sony Corporation||Semiconductor device in which an anti-reflective layer is formed by varying the composition thereof|
|US5841196 *||Nov 14, 1997||Nov 24, 1998||Advanced Micro Devices, Inc.||Fluted via formation for superior metal step coverage|
|US5880036 *||Nov 15, 1993||Mar 9, 1999||Micron Technology, Inc.||Method for enhancing oxide to nitride selectivity through the use of independent heat control|
|US5922622 *||Sep 3, 1996||Jul 13, 1999||Vanguard International Semiconductor Corporation||Pattern formation of silicon nitride|
|US5952156 *||Jul 11, 1997||Sep 14, 1999||Vanguard International Semiconductor Corporation||Enhanced reflectivity coating (ERC) for narrow aperture width contact and interconnection lithography|
|US5972796 *||Dec 10, 1997||Oct 26, 1999||Texas Instruments Incorporated||In-situ barc and nitride etch process|
|US6015760 *||Aug 4, 1997||Jan 18, 2000||Micron Technology, Inc.||Method for enhancing oxide to nitride selectivity through the use of independent heat control|
|US6051504 *||Aug 15, 1997||Apr 18, 2000||International Business Machines Corporation||Anisotropic and selective nitride etch process for high aspect ratio features in high density plasma|
|US6080676 *||Sep 17, 1998||Jun 27, 2000||Advanced Micro Devices, Inc.||Device and method for etching spacers formed upon an integrated circuit gate conductor|
|US6124208 *||Nov 5, 1998||Sep 26, 2000||Hyundai Electronics Industries Co., Ltd.||Method of preventing bowing in a via formation process|
|US6175087||Dec 2, 1998||Jan 16, 2001||International Business Machines Corporation||Composite laminate circuit structure and method of forming the same|
|US6183940 *||Mar 17, 1998||Feb 6, 2001||Integrated Device Technology, Inc.||Method of retaining the integrity of a photoresist pattern|
|US6229156 *||May 8, 1997||May 8, 2001||Mitsubishi Denki Kabushiki Kaisha||Inverted thin film transistor having a trapezoidal-shaped protective layer|
|US6258729 *||Sep 2, 1999||Jul 10, 2001||Micron Technology, Inc.||Oxide etching method and structures resulting from same|
|US6287978||Jun 30, 1999||Sep 11, 2001||Micron Technology, Inc.||Method of etching a substrate|
|US6383918 *||Oct 27, 2000||May 7, 2002||Philips Electronics||Method for reducing semiconductor contact resistance|
|US6395639 *||Sep 16, 1999||May 28, 2002||Agere Systems Guardian Corporation||Process for improving line width variations between tightly spaced and isolated features in integrated circuits|
|US6406640 *||Apr 10, 2000||Jun 18, 2002||Cypress Semiconductor Corporation||Plasma etching method|
|US6451509||Jan 2, 2001||Sep 17, 2002||International Business Machines Corporation||Composite laminate circuit structure and method of forming the same|
|US6461529||Apr 26, 1999||Oct 8, 2002||International Business Machines Corporation||Anisotropic nitride etch process with high selectivity to oxide and photoresist layers in a damascene etch scheme|
|US6492597 *||Dec 20, 2000||Dec 10, 2002||Nec Corporation||Wiring substrate, multi-layered wiring substrate and method of fabricating those|
|US6531728||May 23, 2001||Mar 11, 2003||Micron Technology, Inc.||Oxide etching method and structures resulting from same|
|US6649517 *||May 18, 2001||Nov 18, 2003||Chartered Semiconductor Manufacturing Ltd.||Copper metal structure for the reduction of intra-metal capacitance|
|US6653214||Jan 3, 2002||Nov 25, 2003||The United States Of America As Represented By The Secretary Of The Air Force||Measured via-hole etching|
|US6818539 *||Jun 30, 2000||Nov 16, 2004||Seiko Epson Corporation||Semiconductor devices and methods of fabricating the same|
|US7049244||Aug 6, 2001||May 23, 2006||Micron Technology, Inc.||Method for enhancing silicon dioxide to silicon nitride selectivity|
|US7132352 *||Aug 6, 2004||Nov 7, 2006||Advanced Micro Devices, Inc.||Method of eliminating source/drain junction spiking, and device produced thereby|
|US7285863||Oct 12, 2004||Oct 23, 2007||Seiko Epson Corporation||Pad structures including insulating layers having a tapered surface|
|US7381653 *||Jul 10, 2006||Jun 3, 2008||Tokyo Electron Limited||Plasma processing method|
|US8102009||Oct 3, 2006||Jan 24, 2012||Advanced Micro Devices, Inc.||Integrated circuit eliminating source/drain junction spiking|
|US8450195 *||Jul 14, 2010||May 28, 2013||Shanghai Institute Of Microsystem And Information Technology, Chinese Academy Of Sciences||Method of reducing floating body effect of SOI MOS device via a large tilt ion implantation|
|US20020000423 *||Aug 6, 2001||Jan 3, 2002||Micron Technologies, Inc.||Method for enhancing oxide to nitride selectivity through the use of independent heat control|
|US20020175414 *||May 18, 2001||Nov 28, 2002||Chartered Semiconductor Manufacturing Ltd.||Novel copper metal structure for the reduction of intra-metal capacitance|
|US20050046025 *||Oct 12, 2004||Mar 3, 2005||Atsushi Kanda||Semiconductor devices and methods of fabricating the same|
|US20060249481 *||Jul 10, 2006||Nov 9, 2006||Tokyo Electron Limited||Plasma processing method|
|US20070085149 *||Oct 3, 2006||Apr 19, 2007||Advanced Micro Devices, Inc.||Integrated circuit eliminating source/drain junction spiking|
|U.S. Classification||438/624, 204/192.37, 257/E21.252, 257/E21.578, 438/640, 438/701, 438/724, 252/79.1, 430/317, 438/723, 438/714|
|International Classification||H01L21/311, C04B41/53, H01L21/3065, H01L23/522, H01L21/768, C04B41/91, H01L21/302|
|Cooperative Classification||C04B41/009, C04B41/5346, H01L21/31116, C04B2111/00844, C04B41/91, H01L21/76804|
|European Classification||C04B41/00V, H01L21/311B2B, H01L21/768B2B, C04B41/53E2, C04B41/91|
|May 4, 1990||AS||Assignment|
Owner name: HEWLETT-PACKARD COMPANY, A CORP OF CA,, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:BACH, VALERIE A.;REEL/FRAME:005308/0117
Effective date: 19900125
|Jun 3, 1994||FPAY||Fee payment|
Year of fee payment: 4
|Jun 17, 1998||FPAY||Fee payment|
Year of fee payment: 8
|Apr 28, 2000||AS||Assignment|
Owner name: HEWLETT-PACKARD COMPANY, A DELAWARE CORPORATION, C
Free format text: MERGER;ASSIGNOR:HEWLETT-PACKARD COMPANY, A CALIFORNIA CORPORATION;REEL/FRAME:010841/0649
Effective date: 19980520
|Jun 15, 2000||AS||Assignment|
Owner name: AGILENT TECHNOLOGIES INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY, A DELAWARE CORPORATION;REEL/FRAME:010901/0336
Effective date: 20000520
|Jul 2, 2002||REMI||Maintenance fee reminder mailed|
|Dec 18, 2002||LAPS||Lapse for failure to pay maintenance fees|
|Feb 11, 2003||FP||Expired due to failure to pay maintenance fee|
Effective date: 20021218
|May 25, 2006||AS||Assignment|
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AGILENT TECHNOLOGIES, INC.;REEL/FRAME:017675/0001
Effective date: 20051201