Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS5023679 A
Publication typeGrant
Application numberUS 07/372,462
Publication dateJun 11, 1991
Filing dateJun 28, 1989
Priority dateJun 30, 1988
Fee statusPaid
Publication number07372462, 372462, US 5023679 A, US 5023679A, US-A-5023679, US5023679 A, US5023679A
InventorsHideki Shibata
Original AssigneeKabushiki Kaisha Toshiba
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Semiconductor device
US 5023679 A
Abstract
A semiconductor device comprises a MOSFET of LDD structure, in which the gate electrode structure comprises an oxide film interposed between a poly-Si layer and a refractory metal layer or a metal silicide. The oxide film prevents the metal or metal silicide from being diffused into the gate oxide film during the heating step included in the process of manufacturing the semiconductor device. Also, a side wall spacer is formed of poly-Si to achieve an electrical connection between the poly-Si layer and the layer of the metal having a high melting point or of the metal silicide so as to constitute a part of the gate electrode.
Images(2)
Previous page
Next page
Claims(4)
What is claimed is:
1. A semiconductor device, comprising:
a semiconductor substrate of a first conductivity type;
a source/drain diffusion layer of a second conductivity type in the surface region of the semiconductor substrate, said source/drain diffusion layer including a first diffusion layer of a high impurity concentration and a second diffusion layer of a low impurity concentration;
a first insulation film formed on the semiconductor substrate;
a gate electrode formed on the first insulating film, said gate electrode including;
a first conductor layer having a thickness of about 500Å or less formed on the first insulation film,
a second insulation film formed on the first conductor layer, and
a second conductor layer formed on the second insulation film,
the first and second conductor layers and the insulation film defining a sidewall surface,
a sidewall spacer including a third conductor layer formed on the sidewall surface for maintaining an electrical connection between the first conductor layer and the second conductor layer.
2. The semiconductor device according to claim 1, wherein the second conductor layer is formed of a material selected from the group consisting of refractory metals and metal silicides.
3. A semiconductor device, comprising:
a semiconductor substrate of a first conductivity type;
a source/drain diffusion layer of a second conductivity type formed in the surface region of the semiconductor substrate, said source/drain diffusion layer including a first diffusion layer of a high impurity concentration and a second diffusion layer of a low impurity concentration;
a first insulation film formed on the semiconductor substrate;
a gate electrode formed on the first insulation film, said gate electrode including;
a first conductor layer having a thickness of about 500Å or less formed on the first insulation film,
a second insulation film formed on said first conductor layer,
a second conductor layer formed on said second insulation film,
the first and second conductor layer defining a sidewall surface,
a sidewall spacer, including a polysilicon film doped with an impurity, formed on the sidewall surface, and a bottom surface of said sidewall spacer partially overlying the second diffusion layer with the first insulation film interposed therebetween.
4. The semiconductor device according to claim 3, wherein the second conductor layer is formed of a material selected from the group consisting of refractory metals and metal silicides.
Description
BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a semiconductor device including a MOSFET of an LDD (Lightly Doped Drain) structure, particularly, to a semiconductor device including a MOSFET of an LDD structure of a so-called "polycide gate electrode", which comprises a poly-Si layer and a refractory metal such as W, Ti or Ta or a metal silicide layer, and a method of manufacturing the same.

2. Description of the Related Art

FIG. 1 shows the conventional NMOSFET of an LDD structure. For manufacturing the MOSFET shown in the drawing, a gate oxide film 2 is deposited first on a p-type semiconductor substrate 1, followed by forming a poly-Si layer 3 on the gate oxide film 2. Then, As ions are implanted, followed by activating the implanted As ions by heat treatment and subsequently forming a metal silicide layer 4. Further, an anisotropic etching is applied so as to form a gate electrode structure. Then, impurity ions are implanted at a low concentration to form a diffusion layer 6 for the LDD structure, followed by forming a SiO2 layer by CVD. Further, anisotropic etching is applied to the CVD SiO2 layer so as to form a sidewall spacer 5 for the gate electrode, followed by ion implantation for forming source/drain regions 7. The problems summarized below are inherent in the conventional MOSFET shown in FIG. 1:

1. A heat treatment such as annealing is applied to a laminate structure consisting of the poly-Si 3 and the metal silicide layer 4 having a high melting point. During the heat treatment, the metal atoms within the metal silicide layer 4 are diffused into the gate oxide film 2 through the grain boundary within the poly-Si layer 3 so as to lower the breakdown voltage of the gate oxide film 2. The problem is serious in the case where the poly-Si layer 3 is made thin, leading to a serious defect in the case of flattening the surface morphology for miniaturizing the elements.

2. The LDD structure is effective for moderating the electric field around the drain region so as to improve the reliability of the MOSFET. In the conventional method in which the sidewall spacer 5 is formed of CVD.SiO2, hot electrons derived from stress are trapped in the CVD.SiO2 layer 5 positioned on the N- type region, leading to a high resistance at the boundary between the CVD.SiO2 layer 5 and the diffusion layer 6. This brings about the deterioration inherent in the LDD structure.

SUMMARY OF THE INVENTION

The present invention, which has been achieved in view of the situation described above, is intended to provide a method of reliably manufacturing a semiconductor device comprising a MOSFET of LDD structure using a gate electrode including a refractory metal or a metal silicide layer.

Another object is to provide a semiconductor device which permits thinning the gate electrode and a method of manufacturing the same.

Still another object is to provide a method of manufacturing a semiconductor device, which permits preventing the atoms of a refractory metal or of a metal silicide from being diffused into the gate oxide film through a poly-Si layer during the heat treatment in the manufacturing process so as to prevent deterioration of the gate oxide film.

A method of the present invention is directed to the manufacture of a MOSFET of LDD structure of polycide type having a layer of a refractory metal or a metal silicide layer, and comprises the steps of depositing a first poly-Si layer on the active element region of an element-separated semiconductor substrate with a gate oxide film interposed therebetween; doping the poly-Si layer with an N-type impurity for stabilizing the work function; depositing a refractory metal or a metal silicide layer on the first poly-Si layer; forming a gate electrode structure by anisotropic etching; implanting impurity ions for forming a diffusion layer of a low impurity concentration; depositing a second poly-Si layer; doping the second poly-Si layer with an impurity; applying anisotropic etching to permit the second poly-Si layer to remain on only the side walls of the first poly-Si layer and the refractory metal layer or metal silicide layer; and applying an ion implantation for forming the source/drain region.

In the semiconductor device of the present invention, an oxide film is interposed, as required, between the poly-Si layer and the refractory metal layer or metal silicide layer included in the gate electrode structure. The presence of the oxide film serves to prevent the metal atoms in the refractory metal or the metal silicide layer from being diffused into the gate oxide film through the grain boundary of the poly-Si layer during the heating step included in the manufacturing process of the semiconductor device, with the result that the breakdown voltage of the gate oxide film is not lowered.

It should also be noted that the sidewall spacer 9 positioned on the low impurity diffusion layer is formed of poly-Si in the present invention in place of CVD.SiO2 used in the conventional technique. Thus, in the present invention, the sidewall spacer is electrically connected to the refractory metal or the metal silicide layer acting as a gate electrode so as to form a part of the gate electrode. It follows that the present invention makes it possible to prevent the initial deterioration inherent in the LDD structure, which is brought about by the trapping of hot electrons caused by stress in the sidewall spacer of the CVD.SiO2 layer formed in the conventional method on the low impurity diffusion layer.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a cross sectional view showing a semiconductor device manufactured by the conventional method; and

FIGS. 2A to 2E are cross sectional views collectively showing a method of manufacturing a semiconductor device according to one embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

FIGS. 2A to 2E collectively show how to manufacture a semiconductor device according to one embodiment of the present invention. As shown in FIG. 2A, a gate oxide film 2 (first insulation film) is formed in a thickness of 100 to 120 Å using a 10% HCl solution at 800 C. on a P-type semiconductor substrate 1 (or on a P-well region after element separation), followed by boron ion implantation for controlling the threshold voltage VTH. In the next step, a first poly-Si layer 3 (first conductor layer) is deposited in a thickness of 1500 Å, as shown in FIG. 2B, followed by implanting arsenic ions under an accelerating energy of 30 KeV and in a concentration of 51015 cm-2 so as to stabilize the work function. Then, the poly-Si layer 3 is oxidized under an oxidizing atmosphere at 850 C. in a thickness of 300 to 500 Å so as to form an oxide film 8 (second insulation film) which is to be interposed between the poly-Si layer and a refractory metal layer or a metal silicide layer. During the heat treatment for forming the oxide film 8, the arsenic ions implanted in the preceding step are activated. After formation of the oxide film, a metal silicide layer 4 (second conductor layer), e.g., a TiSi2 layer, is formed by sputtering in a thickness of 2000 Å. The metal silicide layer 4, which acts as a gate electrode, may be replaced by a refractory metal layer.

In the next step, a gate electrode structure is formed by means of anisotropic etching as shown in FIG. 2C. To be more specific, the metal silicide layer 4 is selectively etched first, followed by selectively removing the oxide film 8 and subsequently etching selectively the poly-Si layer 3. The two-stage etching employed in the present invention permits suppressing the damage done to the oxide film 2 formed on the semiconductor substrate 1 in terms of the etching rate, compared with the selective removal of the metal silicide layer 4, oxide film 8 and the poly-Si layer 3 by a single stage etching. After formation of the gate electrode structure, phosphorus ions are implanted at a dose of 41013 to 11014 cm-2 under an accelerating energy of 60 KeV to 100 KeV for forming an LDD N- structure. Further, a second poly-Si layer 9 is deposited in a thickness of 1000 Å, as shown in FIG. 2D, followed by N-type doping by means of the POCl3 diffusion method.

Further, anisotropic etching is applied to the poly-Si layer 9 to form a sidewall spacer consisting of poly-Si to cover the sidewalls of the poly-Si layer 3, oxide film 8 and the metal silicide layer 4, as shown in FIG. 2E. Finally, arsenic ions are implanted under an accelerating energy of 40 KeV to 60 KeV at a dose of 51015 cm-2 for forming source and drain regions so as to manufacture an NMOSFET of LDD structure comprising the second diffusion layer 6 formed by an impurity diffusion at a low concentration and the first diffusion layer 7 formed by an impurity diffusion at a high concentration.

In the case of a PMOSFET of LDD structure, B or BF2 ions are implanted for forming the source/drain regions. In the case of a PMOSFET of surface channel type, a p-type impurity is doped after deposition of the first poly-Si layer.

In the embodiment shown in the drawings, the second layer is formed of a metal silicide. However, it is also possible to use a refractory metal such as tungsten, tantalum or titanium for forming the second conductor layer.

In the embodiment described above, the oxide layer 8 interposed between the metal silicide layer 4 and the poly-Si layer 3 acts as a barrier inhibiting the impurity diffusion so as to prevent the problem inherent in the prior art, i.e., a lowered breakdown voltage of the gate oxide film 2. It should also be noted that the sidewall spacer 9 positioned above the LDD N- region is formed of poly-Si and is electrically connected to the metal silicide layer 4 and to the poly-Si layer 3 so as to constitute a part of the gate electrode. The particular construction is effective for suppressing the initial deterioration inherent in the LDD structure. What should also be noted is that the presence of the oxide film 8 makes it possible to reduce the thickness of the poly-Si layer to about 500 Å or less from about 2000 Å in the conventional semiconductor device shown in FIG. 1.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4700215 *Nov 19, 1981Oct 13, 1987Texas Instruments IncorporatedRefractory metal silicide covering polycrystalline silicone semiconductors
US4807013 *Apr 8, 1987Feb 21, 1989American Telephone And Telegraph Company At&T Bell LaboratoriesPolysilicon fillet
JPS61134072A * Title not available
JPS62293772A * Title not available
JPS63168050A * Title not available
JPS63217664A * Title not available
JPS63227059A * Title not available
Non-Patent Citations
Reference
1Huang et al., "A Novel Submicron LDD Transistor with Inverse-T Gate Structure," Technical Digest of IEDM, pp. 742-745, 1986.
2 *Huang et al., A Novel Submicron LDD Transistor with Inverse T Gate Structure, Technical Digest of IEDM, pp. 742 745, 1986.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US5276347 *Dec 18, 1991Jan 4, 1994Sgs-Thomson Microelectronics, Inc.Gate overlapping LDD structure
US5373178 *Jul 26, 1993Dec 13, 1994Kawasaki Steel CorporationSemiconductor device
US5521107 *Mar 29, 1994May 28, 1996Semiconductor Energy Laboratory Co., Ltd.Method for forming a field-effect transistor including anodic oxidation of the gate
US5569947 *Jun 28, 1995Oct 29, 1996Nippon Steel CorporationInsulated-gate field-effect transistor in a semiconductor device in which source/drain electrodes are defined by formation of silicide on a gate electrode and a field-effect transistor
US5744845 *Feb 13, 1997Apr 28, 1998Mitsubishi Denki Kabushiki KaishaComplementary MOS field effect transistor with tunnel effect means
US5912492 *Jun 27, 1997Jun 15, 1999Taiwan Semiconductor Manufacturing Company, Ltd.Integrated circuit structure incorporating a metal oxide semiconductor field effect transistor (MOSFET) having improved hot carrier immunity
US5940725 *Aug 14, 1997Aug 17, 1999International Business Machines CorporationForming silicon-rich nitride film between first and second electroconductive layers to inhibit outdiffusion of dopant from first layer into second layer and block interdiffusion between the layers
US6013928 *Jun 7, 1995Jan 11, 2000Semiconductor Energy Laboratory Co., Ltd.Semiconductor device having interlayer insulating film and method for forming the same
US6114228 *Jul 21, 1998Sep 5, 2000Advanced Micro Devices, Inc.Method of making a semiconductor device with a composite gate dielectric layer and gate barrier layer
US6137177 *Oct 28, 1998Oct 24, 2000Nec CorporationCMOS semiconductor device
US6163060 *Sep 30, 1998Dec 19, 2000Advanced Micro Devices, Inc.Semiconductor device with a composite gate dielectric layer and gate barrier layer and method of making same
US6208004 *Aug 19, 1998Mar 27, 2001Philips Semiconductor, Inc.Semiconductor device with high-temperature-stable gate electrode for sub-micron applications and fabrication thereof
US6252267 *Dec 28, 1994Jun 26, 2001International Business Machines CorporationFive square folded-bitline DRAM cell
US6252284 *Dec 9, 1999Jun 26, 2001International Business Machines CorporationPlanarized silicon fin device
US6404021 *Feb 13, 1998Jun 11, 2002Tokyo Electron LimitedLaminated structure and a method of forming the same
US6432829Mar 8, 2001Aug 13, 2002International Business Machines CorporationProcess for making planarized silicon fin device
US6489208Jan 11, 2002Dec 3, 2002Tokyo Electron LimitedMethod of forming a laminated structure to enhance metal silicide adhesion on polycrystalline silicon
US6566711Jun 25, 1999May 20, 2003Semiconductor Energy Laboratory Co., Ltd.Semiconductor device having interlayer insulating film
US6586345 *Aug 13, 1998Jul 1, 2003Mitsubishi Denki Kabushiki KaishaMethod of manufacturing a semiconductor device wiring layer having an oxide layer between the polysilicon and silicide layers
US6812529 *Mar 15, 2001Nov 2, 2004Micron Technology, Inc.Suppression of cross diffusion and gate depletion
US6962841Sep 10, 2003Nov 8, 2005Micron Technology, Inc.Suppression of cross diffusion and gate depletion
US6977392Mar 18, 2003Dec 20, 2005Semiconductor Energy Laboratory Co., Ltd.Semiconductor display device
US7091570 *Dec 23, 2003Aug 15, 2006Stmicroelectronics S.R.L.MOS device and a process for manufacturing MOS devices using a dual-polysilicon layer technology with side contact
US7397093Sep 30, 2005Jul 8, 2008Samsung Electronics Co., Ltd.Semiconductor devices with sidewall conductive patterns methods of fabricating the same
US7420628Oct 3, 1997Sep 2, 2008Semiconductor Energy Laboratory Co., Ltd.Method of making an active-type LCD with digitally graded display
US7646441Sep 24, 2001Jan 12, 2010Semiconductor Energy Laboratory Co., Ltd.Electro-optical display device having thin film transistors including a gate insulating film containing fluorine
US7671827May 13, 2004Mar 2, 2010Semiconductor Energy Laboratory Co., Ltd.Electro-optical device
US7701523May 3, 2004Apr 20, 2010Semiconductor Energy Laboratory Co., LtdElectro-optical device
US7948569Sep 23, 2008May 24, 2011Semiconductor Energy Laboratory Co., Ltd.Active matrix type display device
US7973354Jun 4, 2008Jul 5, 2011Samsung Electronics Co., Ltd.Semiconductor devices with sidewall conductive patterns and methods of fabricating the same
US8372711May 18, 2011Feb 12, 2013Samsung Electronics Co., Ltd.Methods of fabricating semiconductor devices with sidewall conductive patterns
DE19541496B4 *Nov 7, 1995Mar 3, 2005Hyundai Electronics Industries Co., Ltd., IchonVerfahren zur Herstellung der Gateelektrode einer CMOS-Einrichtung
EP1170802A2 *Jun 25, 2001Jan 9, 2002International Business Machines CorporationSemiconductor gate with semi-insulating diffusion barrier
Classifications
U.S. Classification257/344, 257/E29.157, 257/E29.152, 257/401, 257/412, 257/E29.155
International ClassificationH01L29/78, H01L29/423, H01L29/43, H01L29/49, H01L21/336
Cooperative ClassificationH01L29/4925, H01L29/4941, H01L29/4983
European ClassificationH01L29/49F, H01L29/49C2, H01L29/49C2C
Legal Events
DateCodeEventDescription
Sep 19, 2002FPAYFee payment
Year of fee payment: 12
Nov 30, 1998FPAYFee payment
Year of fee payment: 8
Sep 26, 1994FPAYFee payment
Year of fee payment: 4
Aug 12, 1991ASAssignment
Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:SHIBATA, HIDEKI;REEL/FRAME:005800/0731
Effective date: 19910722