|Publication number||US5051813 A|
|Application number||US 07/619,108|
|Publication date||Sep 24, 1991|
|Filing date||Nov 27, 1990|
|Priority date||Dec 19, 1989|
|Also published as||DE69127799D1, DE69127799T2, EP0488091A2, EP0488091A3, EP0488091B1|
|Publication number||07619108, 619108, US 5051813 A, US 5051813A, US-A-5051813, US5051813 A, US5051813A|
|Inventors||Mark R. Schneider, Michael J. Steidl|
|Original Assignee||Lsi Logic Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (4), Non-Patent Citations (2), Referenced by (30), Classifications (19), Legal Events (9)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This is a continuation-in-part of commonly-owned, copending U.S. patent application Ser. No. 454,752, entitled HEAT SINK FOR SEMICONDUCTOR DEVICE ASSEMBLY, filed on Dec. 19, 1989 by Jon Long, Mark Schneider, and Sandanand Patil.
The invention relates to the packaging of semiconductor devices, and more particularly to the following types of plastic-packaged semiconductor devices: DIP (dual in-line package), PQFP (plastic quad flat pack) and PLCC (plastic leaded chip carrier, and the like.
Present plastic packaging techniques involve molding a plastic "body" around a semiconductor die. Prior to molding, the die is attached to a lead frame having a plurality of leads ultimately exiting the package for connecting the semiconductor device to external circuits, such as via conductors on a printed circuit board. Various forms of plastic packs are known, including DIP (Dual In-line Package), PQFP (Plastic Quad Flat Pack) and PLCC (plastic leaded chip carrier.
FIGS. 1A and 1B show a typical plastic-packaged semiconductor device 100 of the prior art. A semiconductor die 102 is connected, such as by a number of bond wires 104, to inner ends of a corresponding number of leads 106. Other techniques for connecting the die to the inner ends of the leads are known. A plastic body 108 is formed about the die 102 and the inner ends of the leads, by any of a number of known molding processes. The exposed outer portions of the leads 106, exterior the body 108, are bent downwardly (indicated by the dashed line "C") and outwardly (indicated by the dashed line "D") to form what is commonly termed a "gull wing" configuration. Each lead 106 has a width (w) on the order of six thousandths of an inch (0.2 mm), and the spacing (s) between adjacent leads 106 is typically on the order of ten thousandths of an inch (0.25 mm).
The present invention becomes important when lead "pitch", i.e. the center-to-center dimension between adjacent leads, is 0.5 mm or less, in which case the lead spacing "s" is on the order of 0.25 mm or less.
FIG. 1B shows a lead form (or frame) 120 having a plurality of leads 106. The lead frame is formed from a conductive foil having a thickness (t) on the order of a few thousandths of an inch (e.g. 0.004-0.006 inch). The material for the leads 106 is typically copper, or "Alloy 42". As shown, the leads 106 terminate in an outer square ring portion 122 of the lead frame 120, from which the completed (packaged) device is ultimately excised, as indicated by the dashed line "A". Of particular note in FIG. 1B are "dambars" 124 bridging adjacent leads 106 at a position indicated by the dashed line "B" (closely adjacent or immediately exterior to the body 108. The dambars 124 are formed from the conductive material forming the leads 106, and hence are of the same thickness as the leads 106. These dambars 124 aid in maintaining alignment between the inner ends of the leads, although a die attach pad (not shown) formed from the foil is typically employed and will serve the same purpose. More importantly, however, the dambars 124 are critical in the molding process.
In the molding process, the lead frame 120 (with die 102 attached) is pressed between the two "clamshell" halves of a mold (not shown). The die 102 and inner ends of the leads are contained within (the void of) the mold, which is filled with plastic. Since the leads create a gap between the clamshell halves of the mold, the dambars 124 prevent plastic from "flashing" between the leads 106 exterior the body 108. After the die is packaged in the plastic body, the dambars 124 are excised, and any residual plastic flash between the outer portions of leads 106 is cleaned out in a "dejunking" step.
As the lead count (number of leads) of semiconductor devices increases, the leads tend to become both thinner and narrower. (The spacing between leads is limited by practical minimums.) Hence, there arises difficulties during any handling of the devices in maintaining alignment between the leads, notably coplanarity and parallelness (and lack of skew) of the leads. Further, as the leads become more fragile, it becomes increasingly difficult to maintain alignment of the leads with the conductors of wiring patterns on printed circuit boards to which the semiconductor devices are mounted.
It is therefore an object of the present invention to provide a plastic-packaged semiconductor device having stiffer, stronger leads.
It is another object of the present invention to provide a technique for forming a plastic-packaged semiconductor device having stiffer, stronger leads.
It is a further object of the invention to provide a plastic-packaged semiconductor device having leads that are easier to maintain in alignment with wiring patterns on printed circuit boards.
It is a further object of the invention to provide a technique for forming a plastic-packaged semiconductor device having leads that are easier to maintain in alignment with wiring patterns on printed circuit boards.
It is another object of the present invention to provide an arrangement of a plastic-packaged semiconductor device and printed circuit board wherein it is easier to maintain the leads of the plastic-packaged semiconductor device in alignment with the conductors of wiring patterns on the printed circuit board.
According to the invention, a plastic-packaged semiconductor device has a molded plastic body and a plurality of leads exiting therefrom. In the molding process, plastic is allowed to flash between adjacent leads, forming webs therebetween. These webs may be excised in areas where the leads are to be bent, leaving only "tie bars" between the ends of the leads. Additionally, raised locating features, such as bumps, are formed on the webs (or tie bars) near the ends of the leads to aid in aligning the device with a printed circuit board having corresponding bump-receiving recesses formed therein.
It should be understood that the plastic-packaged semiconductor device of the present invention can be mounted to media other than printed circuit boards, but all such media will have connectivity locations such as the wiring patterns of the printed circuit boards.
Other objects, features and advantages of the invention will become apparent in light of the following description thereof.
FIG. 1A is a perspective view of a completely formed plastic-packaged semiconductor device of the prior art.
FIG. 1B is a plan view, partially cutaway, of the semiconductor device of FIG. 1A, at an intermediate step in the manufacture thereof, showing a lead frame.
FIG. 2A is a plan view of the plastic-packaged semiconductor device of the present invention, at an intermediate step in the manufacture thereof.
FIG. 2B is an end view of the semiconductor device of FIG. 2A.
FIG. 2C is an end view of the completed plastic-packaged semiconductor device of the present invention.
FIG. 3 is a perspective, partially cutaway view of a bottom mold half for forming the plastic-packaged semiconductor device of the present invention.
FIG. 4 is an exploded perspective view of the completed semiconductor device of the present invention, mounted to a printed circuit board.
FIGS. 1A and 1B illustrate a plastic-packaged semiconductor device 100 of the prior art, and are discussed hereinabove. The techniques for creating such packages are well known, including techniques for mounting a die to alead frame, molding a plastic body about the die and inner portions of leads,excising the lead frame, and "dejunking" (removing) superfluous plastic "flash" from between the leads.
FIGS. 2A, 2B and 2C show the plastic-packaged semiconductor device 200 of the present invention, in various stages of manufacture. In FIG. 2A, the device 200 is shown having a body 202 (corresponding to the body 108 of FIG. 1A) and a plurality of leads 204 (corresponding to the leads 106 of FIG. 1A). As in the prior art, the leads 204 are formed of a conductive foil having a thickness (t) on the order of a few thousandths of an inch, and the leads themselves have a width (w) on the order of six thousandths of an inch. The spacing (s) between adjacent leads is on the order of fifteen thousandths of an inch. Hence, a void space 206 is formed in the interstices between adjacent leads 204. Although not illustrated, a semiconductor die is attached to the inner ends of the leads 204, according to the techniques discussed with respect to FIGS. 1A and 1B.
As shown in FIGS. 2A and 2B, the leads 204 terminate in an outer square ring portion 208 of a lead frame 210, as in the prior art. Conspicuous by their absence are dambars (compare the dambars 124 of FIG. 1B). The void spaces 206 are thus defined by adjacent leads 204, an outer edge of the body 202 (shown by the dashed line "B"), and the square ring portion 208.
According to the present invention, the plastic molding material used to form the body 202 is caused (allowed) to "flash" (seep) into the interstices between adjacent leads 204, substantially completely filling the void spaces 206. Hence, a plastic "web" 220 is formed between each adjacent pair of conductive leads 204. Each of the webs 220 has a thickness substantially equal to the thickness (t) of the leads, and a width substantially equal to the spacing (s) between adjacent leads. Ultimately, the square ring 208 is excised (along a line "A", as discussedwith respect to FIG. 1B). In further handling of the device 200, the plastic webs in the interstices between the leads aids in supporting the leads and maintaining their coplanarity and parallelness (and lack of skew) with one another.
Although of no foreseeable practical value, it should be noted that dambarscould initially be present in the lead frame 210, but they would need to beexcised prior to molding, so that the plastic molding material could flow unimpeded into the voids 206.
In the illustrated example of a DIP semiconductor device, having conductiveleads arranged along two opposite sides thereof, on each side of the devicethere are "n" leads and n-1 webs. The same principle applies to other plastic pack configurations.
As best viewed in FIGS. 2B and 2C, each web 220 is provided with a "bump" 222 projecting downwardly (as viewed in the figures) from an outer portionof the web. These bumps 222 are formed in the molding process (described below with respect to FIG. 3), intermediate the leads 204 and near the outer ends thereof.
As illustrated in FIG. 2C, the leads 204 are ultimately formed in a gull wing configuration so that their endmost portions are coplanar with the body 202, but extend below the body for mounting to wiring patterns on a printed circuit board, or the like (see FIG. 4). The support function of the interstitial webs becomes evident in this handling step.
As described above, webs 220 are formed in the entire void space 206 between each pair of adjacent leads. It is most important that the webs 220 are formed at least between the outermost (endmost) pairs of adjacent leads, i.e., at the corners of the packaged device 202.
Furthermore, it is primarily the endmost portions of the webs 220, with their attendant bumps 222 that are of interest, especially when forming the leads into a gull wing configuration. To this end, inner portions of the webs 220 can be de-junked.
In a variation of the above, although not shown, plastic can be allowed to flow over the leads, opposite the bumps 222.
FIG. 3 shows the bottom half 302 of a mold 300 used to mold the plastic body 202, plastic webs 220 and bumps 222. Therein are seen recesses 304 for creating the bumps 222. The positions of leads 204 are shown by dashedlines. A suitable molding process is transfer molding at high pressure. Evidently, a gap is created between the clamshell halves of the mold by the leads. In the prior art, the dambars served to contain the plastic molding material within the mold. In the present invention, the plastic molding material is allowed (encouraged) to seep between the leads, exterior the body, to form the webs 220. Further seepage is limited by theouter square ring frame 208 (See FIG. 2A).
FIG. 4 shows the completed semiconductor device 200 of the present invention positioned to be mounted to a printed circuit board 400. The printed circuit board is provided with conductors 402 forming a wiring pattern that matches (is in registration with) the configuration of (the outer ends of) the leads 204. The printed circuit board is further provided with recesses 406, which may simply be holes through the board, spaced and oriented to be in registration with the bumps 222. When the plastic-packaged semiconductor device 200 is mounted to the printed circuit board 400, the outer ends of the leads 204 align with the conductors 402, and the bumps 222 align with the recesses 406. The bumps 222 act as "lead-ins" for mounting the device 200 to the board 400 and aidin maintaining alignment of the device 200 with the board 400, notably the alignment of the leads 204 with the conductors 406. This is highly advantageous in the assembly of semiconductor devices to boards. The support function of the interstitial webs is also evident in this handlingstep.
It should be noted, in the context of leads (e.g., 204) resting upon conductors (e.g., 406 , the leads are soldered to the conductors, such as be reflow soldering. In the context of the conductors of the wiring pattern forming a pattern around the periphery of the leads, the leads would be wire bonded or the like to the conductors.
As shown in FIG. 4, an inner portion of the webs 220 can be removed (dejunked), notably in the regions of the lead bends (indicated by the dashed lines "C" and "D"), leaving only plastic "tie-bars" 220a bridging the ends of the leads 204. The longitudinal extent (i.e., along the leads)of these tie-bars, or "attenuated webs" 220a can be on the order of 10-20 thousandths of an inch.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3716764 *||Oct 17, 1968||Feb 13, 1973||Texas Instruments Inc||Process for encapsulating electronic components in plastic|
|US4043027 *||Jul 30, 1973||Aug 23, 1977||Texas Instruments Incorporated||Process for encapsulating electronic components in plastic|
|US4794446 *||Oct 24, 1986||Dec 27, 1988||Mitsubishi Denki Kabushiki Kaisha||Electrode device and a method for making the same|
|US4870476 *||Oct 24, 1988||Sep 26, 1989||Vtc Incorporated||Integrated circuit packaging process and structure|
|1||*||Microelectronics Packaging Handbook, Tummala and Rymaszewki, Van Nostrand Reinhold, 1988, pp. 578 591.|
|2||Microelectronics Packaging Handbook, Tummala and Rymaszewki, Van Nostrand Reinhold, 1988, pp. 578-591.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5201664 *||Feb 12, 1992||Apr 13, 1993||Amp Incorporated||Alignment member for use with surface mount contacts|
|US5262927 *||Feb 7, 1992||Nov 16, 1993||Lsi Logic Corporation||Partially-molded, PCB chip carrier package|
|US5336927 *||Jan 25, 1993||Aug 9, 1994||Nec Corporation||Lead frame having electrically insulating tapes adhered to the inner leads|
|US5384487 *||May 5, 1993||Jan 24, 1995||Lsi Logic Corporation||Off-axis power branches for interior bond pad arrangements|
|US5453583 *||May 5, 1993||Sep 26, 1995||Lsi Logic Corporation||Interior bond pad arrangements for alleviating thermal stresses|
|US5471097 *||Sep 9, 1994||Nov 28, 1995||Rohm Co., Ltd.||Resin encapsulated semiconductor device with an electrically insulating support and distortion preventing member|
|US5521427 *||Nov 17, 1994||May 28, 1996||Lsi Logic Corporation||Printed wiring board mounted semiconductor device having leadframe with alignment feature|
|US5550406 *||Dec 20, 1993||Aug 27, 1996||Lsi Logic Corporation||Multi-layer tab tape having distinct signal, power and ground planes and wafer probe card with multi-layer substrate|
|US5552631 *||Dec 20, 1993||Sep 3, 1996||Lsi Logic Corporation||Semiconductor device assembly including power or ground plane which is provided on opposite surface of insulating layer from signal traces, and is exposed to central opening in insulating layer for interconnection to semiconductor die|
|US5557066 *||Jun 23, 1995||Sep 17, 1996||Lsi Logic Corporation||Molding compounds having a controlled thermal coefficient of expansion, and their uses in packaging electronic devices|
|US5567655 *||Jun 5, 1995||Oct 22, 1996||Lsi Logic Corporation||Method for forming interior bond pads having zig-zag linear arrangement|
|US5670429 *||Jun 16, 1994||Sep 23, 1997||Rohm Co. Ltd.||Process of conveying an encapsulated electronic component by engaging an integral resin projection|
|US5681777 *||Mar 29, 1996||Oct 28, 1997||Lsi Logic Corporation||Process for manufacturing a multi-layer tab tape semiconductor device|
|US5760481 *||Aug 8, 1996||Jun 2, 1998||Rohm Co., Ltd.||Encapsulated electronic component containing a holding member|
|US5784260 *||May 29, 1996||Jul 21, 1998||International Business Machines Corporation||Structure for constraining the flow of encapsulant applied to an I/C chip on a substrate|
|US5801432 *||Apr 16, 1996||Sep 1, 1998||Lsi Logic Corporation||Electronic system using multi-layer tab tape semiconductor device having distinct signal, power and ground planes|
|US5854085 *||Apr 24, 1996||Dec 29, 1998||Lsi Logic Corporation||Multi-layer tab tape having distinct signal, power and ground planes, semiconductor device assembly employing same, apparatus for and method of assembling same|
|US5869356 *||Mar 17, 1998||Feb 9, 1999||International Business Machines Corporation||Method and structure for constraining the flow of incapsulant applied to an I/C chip on a substrate|
|US5923080 *||Oct 24, 1997||Jul 13, 1999||Lg Semicon Co., Ltd.||Semiconductor apparatus having a leadframe with coated leads|
|US6420195 *||Nov 12, 1998||Jul 16, 2002||Micron Technology, Inc.||Method of aligning and testing a semiconductor chip package|
|US6670720||Mar 5, 2001||Dec 30, 2003||Micron Technology, Inc.||Semiconductor chip package with alignment structure|
|US6682946||Apr 10, 2002||Jan 27, 2004||Micron Technology, Inc.||Method of using a semiconductor chip package|
|US6836003||Mar 28, 2001||Dec 28, 2004||Micron Technology, Inc.||Integrated circuit package alignment feature|
|US6858453||Oct 12, 1999||Feb 22, 2005||Micron Technology, Inc.||Integrated circuit package alignment feature|
|US6963143||Nov 14, 2002||Nov 8, 2005||Micron Technology, Inc.||Method of ball grid array (BGA) alignment, method of testing, alignment apparatus and semiconductor device assembly|
|US6991960||Aug 30, 2001||Jan 31, 2006||Micron Technology, Inc.||Method of semiconductor device package alignment and method of testing|
|US7005754||Nov 14, 2002||Feb 28, 2006||Micron Technology, Inc.||Method of ball grid array (BGA) alignment, method of testing, alignment apparatus and semiconductor device assembly|
|US20030094707 *||Nov 14, 2002||May 22, 2003||Howarth James J.||Method of ball grid array (BGA) alignment, method of testing, alignment apparatus and semiconductor device assembly|
|US20070126445 *||Nov 30, 2005||Jun 7, 2007||Micron Technology, Inc.||Integrated circuit package testing devices and methods of making and using same|
|WO2013087371A1 *||Nov 20, 2012||Jun 20, 2013||Robert Bosch Gmbh||Control unit for a motor vehicle|
|U.S. Classification||257/797, 257/693, 257/730|
|International Classification||H05K13/00, H01L23/50, H01L21/56, H01L23/28, H05K3/30|
|Cooperative Classification||Y02P70/613, H01L2224/49171, H01L2224/48247, H05K2201/10568, H05K2201/10924, H05K3/303, H05K2203/166, H05K2201/10424, H05K2203/167, H05K2201/10689|
|Nov 27, 1990||AS||Assignment|
Owner name: LSI LOGIC CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:SCHNEIDER, MARK R.;STEIDL, MICHAEL J.;REEL/FRAME:005531/0522
Effective date: 19901120
|May 2, 1995||REMI||Maintenance fee reminder mailed|
|Sep 24, 1995||REIN||Reinstatement after maintenance fee payment confirmed|
|Dec 5, 1995||FP||Expired due to failure to pay maintenance fee|
Effective date: 19950927
|May 30, 1996||SULP||Surcharge for late payment|
|May 30, 1996||FPAY||Fee payment|
Year of fee payment: 4
|Sep 24, 1996||PRDP||Patent reinstated due to the acceptance of a late maintenance fee|
Effective date: 19960719
|Nov 2, 1998||FPAY||Fee payment|
Year of fee payment: 8
|Oct 25, 2002||FPAY||Fee payment|
Year of fee payment: 12