|Publication number||US5072192 A|
|Application number||US 07/627,107|
|Publication date||Dec 10, 1991|
|Filing date||Dec 13, 1990|
|Priority date||Dec 15, 1989|
|Also published as||CA2032245A1, DE69022374D1, EP0432683A1, EP0432683B1|
|Publication number||07627107, 627107, US 5072192 A, US 5072192A, US-A-5072192, US5072192 A, US5072192A|
|Inventors||Christian Noguera, Pascal Triaud, Jean-Luc Foucher|
|Original Assignee||Alcatel Espace|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (3), Non-Patent Citations (4), Referenced by (4), Classifications (8), Legal Events (5)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The invention relates to a phase loop demodulator.
The manual by Floyd and Gardner entitled "Phaselock techniques" (2nd edition, pp. 182-183) describes a prior art phase loop demodulator comprising an input bandpass filter, a phase loop including a phase detector, a loop filter, and a voltage controlled oscillator (VCO), with a de-emphasis filter being disposed at the output from the phase loop.
In such a phase loop, any difference between the frequency (Fe) of the carrier to be demodulated and the rest frequency of the VCO (Fvco)0, that may be due to VCO aging, or to drift in the carrier, . . . , gives rise to a static phase error at the output from the loop phase comparator, and consequently to:
degradation in the threshold of the demodulator; and
greater sensitivity to "click" phenomena.
An object of the invention is to mitigate such drawbacks.
To this end, the present invention provides a phase loop demodulator comprising a primary phase loop and a secondary loop, wherein the demodulator includes a circuit for detecting primary loop locking, and which, once locking has been detected, switches on said secondary loop, said secondary loop participating in increasing the DC gain of the primary phase loop.
Advantageously, the invention makes it simple to reduce the static phase error at the output from the phase loop comparator. It makes it possible to maintain phase loop performance even when various causes such as temperature variation, aging, radiation, . . . , give rise to an offset between the carrier frequency and the VCO frequency within the limits of the acquisition band.
The invention makes it possible to increase the DC loop gain under steady state conditions once phase locking has been achieved.
An embodiment of the invention is described by way of example with reference to the accompanying drawings, in which:
FIG. 1 is a diagram of a prior art demodulator;
FIG. 2 is a diagram of a modulator of the invention; and
FIG. 3 is a graph showing the demodulation performance of the prior art demodulator and of the demodulator of the invention.
The prior art demodulator shown in FIG. 1 comprises a phase loop 10 and an output integrator 14. The phase loop 10 comprises a phase comparator 11, a loop filter 12, and a VCO 13 looped back onto the phase comparator. The output integrator 14 is connected to the output from the phase loop 12.
A phase comparator is a non-linear device and it operates best in conjunction with a static phase error that is zero.
Assuming that the comparator 11 has a gain Kd, that the VCO 13 has a slope Ko, and that the input signals to the comparator 11 are as follows:
X=A sin [wo t+φe(t)]
Y=B cos [wo t+φs(t)]
then the following transfer function applies, with
φd=phase of the demodulated signal
φe=phase of the input signal
φd/φe=Kd.F(p)/(p+Ko.Kd.F(p)) ##EQU1## with F(p)=F(o).(1+τ2p)/(1+τ1p) and KT=Ko.Kd.F(o), f1 (=1/τ1) and f2 (=1/τ2) being the poles of the loop filter 12.
The static phase error δφ due to a frequency difference or offset between Fe and (Fvco)0 is given by:
The value of KT is limited by:
the difficulty in making amplifiers having both high gain and large bandwidth; and
the sensitivities of the phase comparator and of the VCO.
The demodulator of the invention, as shown in FIG. 2, includes the same basic circuits as the prior art demodulator, and these circuits are therefore given the same references: the phase loop 10 and the output integrator 14.
It additionally includes a lock detector 20 which includes a π/2 phase shifter 21 connected to the output of the VCO 13, followed by a phase comparator 22 whose second input is connected to the input E of the demodulator, and whose output is connected to a lowpass filter 23 which delivers a lock-indicating signal AI.
In addition, it includes a second phase loop referred to as a "secondary" loop 24 which is connected to the output of the loop filter 12 and includes an amplifier 25 followed by a lowpass filter 26 and a switch 27 connected to a summing circuit 28 which is interposed in the primary loop 10 between the loop filter 12 and the VCO 13. The switch 27 is controlled by the lock detection signal AI from the lock detector 20.
The invention makes it possible to reduce the phase error term δφ when locking is achieved.
Prior to locking, the switch 27 is open and the secondary loop 24 is not used. This reduces to the conventional phase loop shown in FIG. 1. The acquisition band is given by the formula mentioned above: ##EQU2##
Once locking is achieved, the carrier and the output from the VCO 13 are in quadrature, and a detection maximum is obtained at the output from the lock detector 20. The switch 27 then switches the secondary loop 24 into operation. This loop comprises an amplifier 25 of gain G and a lowpass filter 26, with the cutoff frequency Fc of this filter being very low (a few Hertz) so as to avoid giving rise to an interferring pole in the loop.
The following then applies:
For modulation frequencies that are much higher than the cutoff frequency Fc (in practice a modulation frequency f>10.fc), demodulation performance is the same as primary phase loop performance since G(p)≈0.
The total DC loop gain is: KT[1+G(0)].
The expression for static phase error becomes:
and φp with the secondary loop=φp without the secondary loop divided by (1+G(0)), so that the gain for static phase error becomes 1/[1+G(0)].
Measurements of demodulation performance have been performed by simulating differences between Fe and (Fvco)0.
Under the following conditions: ##EQU3##
The primary loop locks in about 10 μs. The secondary loop locks in a few hundred milliseconds. The demodulator threshold is extended by about 2.2 dB.
Curves 30, 31, 32, and 33 shown in FIG. 3 show the demodulation performance of the conventional phase lock loop shown in FIG. 1 and of the phase lock loop of the invention when the difference between the carrier to be demodulated and the rest frequency of the VCO is close to +1 MHz. Curves 30 and 31 correspond to the phase demodulator of the invention while curves 32 and 33 corresponding to the conventional demodulator.
In FIG. 3, curves 30 and 32 correspond to 139 MHz. Curves 31 and 33 correspond to 141 MHz with a modulation frequency fm of 8 kHz and a phase modulation index m of 1.2 rd. Curve 34 is a theoretical straight line corresponding to an ideal phase demodulator.
The threshold improvement (defined by the 1 dB compression point) is of the order of 2.2 dB.
The invention thus makes it possible to reduce the static phase error δφ by making use, after acquisition, of the secondary loop 24 (automatic frequency control) which participates in increasing the DC gain of the primary phase loop without altering its parameters: namely loop bandwidth wn and damping with respect to modulation; locking performance (acquisition bandwidth) is conserved.
The circuit of the invention is used for Tracking, Telemetry, and Command (TTC) receivers of the Eutelsat II and Telecom II type.
Naturally the present invention is described and shown merely by way of preferred example and it component parts could be replaced by equivalents without thereby going beyond the scope of the invention.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3710261 *||Dec 24, 1970||Jan 9, 1973||W Lindsey||Data-aided carrier tracking loops|
|US3909735 *||Apr 4, 1974||Sep 30, 1975||Ncr Co||Slow switch for bandwidth change in phase-locked loop|
|GB2007445A *||Title not available|
|1||*||Patent Abstracts of Japan, vol. 10, No. 24 (E 377) 2081 , Jan. 30, 1986; & JP A 60 182 820 (Fujitsu K.K.) 9/18/85.|
|2||Patent Abstracts of Japan, vol. 10, No. 24 (E-377) , Jan. 30, 1986; & JP-A-60 182 820 (Fujitsu K.K.) 9/18/85.|
|3||*||Patent Abstracts of Japan, vol. 9, No. 277 (E 355) 2000 , Nov. 6, 1985; & JP A 60 120 619 (Sony K.K.) 6/28/85.|
|4||Patent Abstracts of Japan, vol. 9, No. 277 (E-355) , Nov. 6, 1985; & JP-A-60 120 619 (Sony K.K.) 6/28/85.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5204634 *||Mar 5, 1992||Apr 20, 1993||Alcatel Espace||Phase-locked loop demodulator having loop filter controlled by lock detector|
|US5465063 *||Apr 21, 1993||Nov 7, 1995||Mitsubishi Denki Kabushiki Kaisha||Pulse generating circuit with temperature compensation|
|US7321801 *||Mar 30, 2004||Jan 22, 2008||Sony Corporation||Automatic gain adjustment device and automatic gain adjustment method|
|US20040199271 *||Mar 30, 2004||Oct 7, 2004||Yasushi Saito||Automatic gain adjustment device and automatic gain adjustment method|
|U.S. Classification||329/325, 331/10|
|International Classification||H03D3/24, H03D3/02|
|Cooperative Classification||H03D2200/0025, H03D3/245, H03D2200/0031|
|Aug 13, 1991||AS||Assignment|
Owner name: ALCATEL ESPACE, FRANCE
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:NOGUERA, CHRISTIAN;TRIAUD, PASCAL;FOUCHER, JEAN-LUC;REEL/FRAME:005800/0920
Effective date: 19901028
|Apr 19, 1995||FPAY||Fee payment|
Year of fee payment: 4
|Jul 6, 1999||REMI||Maintenance fee reminder mailed|
|Dec 12, 1999||LAPS||Lapse for failure to pay maintenance fees|
|Feb 22, 2000||FP||Expired due to failure to pay maintenance fee|
Effective date: 19991210