Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS5102821 A
Publication typeGrant
Application numberUS 07/633,647
Publication dateApr 7, 1992
Filing dateDec 20, 1990
Priority dateDec 20, 1990
Fee statusPaid
Also published asUS5373184
Publication number07633647, 633647, US 5102821 A, US 5102821A, US-A-5102821, US5102821 A, US5102821A
InventorsMehrdad M. Moslehi
Original AssigneeTexas Instruments Incorporated
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
SOI/semiconductor heterostructure fabrication by wafer bonding of polysilicon to titanium
US 5102821 A
Abstract
This is a method of forming a semiconductor-on-insulator wafer from two individual wafers. The method comprises: forming a layer of metal (e.g. titanium 24) on a first wafer; forming an insulator (e.g. oxide 32) on a second wafer; forming a bonding layer (e.g. poly 38) over the insulator; anisotropically etching the bonding layer forming chambers in the bonding layer; stacking the first and second wafers with the metal against the second wafer's bonding layer; forming a chemical bond between the metal layer and the bonding layer (e.g. between the titanium 20 and the poly 38) in a vacuum chamber, thereby creating micro-vacuum chambers (42) between the wafers; selectively etching the second wafer to form a thin semiconductor layer (e.g. epi layer 30). This is also a semiconductor-on-insulator wafer. The wafer comprises: a substrate (e.g. semiconductor substrate 20); a layer of metal (e.g. titanium 24) and semiconductor (e.g. silicide 40) over the substrate; a bonding layer (e.g. poly 38) over the metal and semiconductor, with micro-vacuum chambers (42) in the bonding layer; an insulator (e.g. oxide 32) over the bonding layer; and a single-crystal semiconductor layer (e.g. epi lyaer 30) over the insulator.
Images(3)
Previous page
Next page
Claims(10)
What is claimed is:
1. A method of forming a semiconductor-on-insulator wafer from two individual wafers; said method comprising:
a. forming a layer of metal on a first wafer;
b. forming an insulator on a second wafer;
c. forming a bonding layer over said insulator;
d. anisotropically etching said bonding layer to form chambers in said bonding layer;
e. stacking said first and second wafers with said metal against said second wafer's bonding layer;
f. forming a chemical bond between said metal layer and said bonding layer in a vacuum chamber, thereby creating micro-vacuum chambers between said wafers; and
g. selectively etching said second wafer to form a thin semiconductor layer.
2. The method of claim 1, wherein said insulator is of oxide.
3. The method of claim 2, wherein a diffusion resistant layer is utilized adjacent to said oxide.
4. The method of claim 3, wherein said diffusion resistant layer is nitride.
5. The method of claim 1, wherein said second wafer is made by epitaxially forming an epitaxial layer on a semiconductor substrate, with said epitaxial layer having a different doping than said semiconductor substrate, prior to forming said insulator.
6. The method of claim 1, wherein said metal is a refractory metal.
7. The method of claim 6, wherein said refractory metal is titanium.
8. The method of claim 1, wherein said bonding layer is polycrystalline silicon, amorphous silicon, germanium, or silicon germanium.
9. The method of claim 1, wherein said semiconductor is silicon.
10. A method of forming a semiconductor-on-insulator wafer from two individual wafers; said method comprising:
a. making a first wafer by forming a first oxide layer on a substrate;
b. forming a layer of titanium on said first oxide layer;
c. making a second wafer by epitaxially forming a first epitaxial layer on an active single-crystal semiconductor substrate with said first epitaxial layer having a different doping than said semiconductor substrate;
d. epitaxially forming a second epitaxial layer, on said first epitaxial layer, of different doping than said first epitaxial layer;
e. forming a second oxide layer on said second epitaxial layer;
f. forming a nitride layer on said second oxide layer;
g. forming a third oxide layer on said nitride layer;
h. forming a polycrystalline silicon (poly) layer on said nitride layer;
i. anisotropically etching said poly layer to form chambers in said poly layer;
j. stacking said first wafer's titanium metal adjacent to said second wafer's poly layer;
k. merging said first and second wafers to form a chemical bond between said titanium layer and said poly layer, thereby creating micro-vacuum chambers between said wafers;
l. selectively etching said semiconductor substrate layer to reveal said first epitaxial layer; and
m. selectively etching said first epitaxial layer to reveal said second epitaxial layer.
Description
FIELD OF THE INVENTION

This invention generally relates to semiconductor fabrication methods and devices, and more specifically to semiconductor on insulator (SOI) and heterostructure semiconductor fabrication methods and devices.

BACKGROUND OF THE INVENTION

SOI technologies have been investigated extensively for a number of applications including rad-hard devices, high-performance high-speed IC's, and 3-D integrated devices. SOI formation may be done by several different wafer bonding techniques. These techniques employ various bonding methods such as annealing, mechanical pressing and annealing, or electric-field pressing and annealing. Various interlayer insulators such as thermal SiO2 and doped oxide have been used. Typical wafer bonding processes, based on the Van der Waals forces require extremely flat, particle free and defect free surfaces. After the two wafers are bonded together, various thinning methods may be used on the active SOI layer.

One bonding method employs a thin layer of metal, such as Ti or Al, between two nitride layers, on two wafers, which are then pressed together. A bonding by glass layer fusing technique bonds two glass layers with low softening/flow temperature. This technique, however, has been based on alkali lead borosilicate spin-on glass which can contaminate the wafer. A technique has been developed for direct bonding of Si wafers. The bonding process employs contacting of hydrogenated Si on SiO2 surfaces, which are flat with a high surface finish, and an anneal step above 900 C. in an oxidizing ambient. In a process using Van der Waals forces and chemical bonding, two oxidized wafers are contacted after cleaning in an aqueous environment. As a result, the oxidized surfaces will contain SiOH groups on which additional water molecules are bonded by hydrogen bonding. The resultant Van der Waals forces are about 106 N/M2 between two 100 mm wafers. The wafer pair is then annealed at 1050-1150 C. This results in a chemical reaction at the interface. The Van der Waals forces are converted to much stronger chemical bonds. The soot bonding process employs the following steps: spraying Si--B--O soot generated by a flame hydrolysis reaction, positioning a support substrate, and sintering. The soot particles are sprayed against heated grooved substrates. The surface of the deposited layer becomes almost flat because of selective filling of grooves. The active substrate is placed against a holding substrate and heat treated.

Generally, conventional wafer bonding techniques require particle-free surfaces, surface flatness and polish, and most require high temperature anneal steps (e.g. 1000-1280 C.).

SUMMARY OF THE INVENTION

This is a method of forming a semiconductor-on-insulator wafer from two individual wafers. Preferably the method comprises: making a first wafer by forming a first oxide layer on a substrate; forming a layer of titanium on the first oxide layer; making a second wafer by epitaxially forming a first epi layer on an active single-crystal semiconductor substrate with the first epi layer having a different doping than the semiconductor substrate; epitaxially forming a second epi layer, on the first epi layer, of different doping than the first epi layer; forming a second oxide layer on the second epi layer; forming a nitride layer on the second oxide layer; forming a third oxide layer on the nitride layer; forming a polycrystalline silicon (poly) layer on the nitride layer; anisotropically etching the poly layer forming chambers in the poly layer; stacking the first wafer's titanium metal adjacent to the second wafer's poly layer; merging the first and second wafers to form a chemical bond between the titanium layer and the poly layer, thereby creating micro-vacuum chambers between the wafers; selectively etching the semiconductor substrate layer to reveal the first epi layer; and selectively etching the first epi layer to reveal the second epi layer.

More generally the method comprises: forming a layer of metal on a first wafer; forming an insulator on a second wafer; forming a bonding layer over the insulator; anisotropically etching the bonding layer forming chambers in the bonding layer; stacking the first and second wafers with the metal against the second wafer's bonding layer; forming a chemical bond between the metal layer and the bonding layer in a vacuum chamber, thereby creating micro-vacuum chambers between the wafers; selectively etching the second wafer to form a thin semiconductor layer.

Preferably the insulator is of oxide; a diffusion resistant layer is utilized adjacent to the oxide and the diffusion resistant layer is nitride; the metal is a refractory metal, preferably titanium; the bonding layer is polycrystalline silicon, amorphous silicon, germanium, or silicon germanium; and the semiconductor is silicon. Also, the second wafer is preferably made by epitaxially forming an epi layer on a semiconductor substrate, with the epi layer having a different doping than the semiconductor substrate, prior to forming the insulator.

This is also a semiconductor-on-insulator wafer. The wafer comprises: a semiconductor substrate; a layer of metal and semiconductor over the substrate; a bonding layer over the metal and semiconductor, with evacuated chambers in the bonding layer; an insulator over the bonding layer; and a single-crystal semiconductor layer over the insulator.

BRIEF DESCRIPTION OF THE DRAWINGS

In the drawings:

FIG. 1 is a view of a prior art SOI wafer formed by a pulse field assisted wafer bonding process;

FIGS. 2a-f are views of a preferred embodiment of this invention, during sequential processing steps, in which an SOI wafer is formed using a wafer bonding process;

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

FIG. 1 shows an example of a prior art semiconductor-on-insulator (SOI) wafer formed by a pulse field assisted wafer bonding process. The pulse-field-assisted bonding method bonds two oxidized wafers 10,12 using a carbon heater 14 at 10-1 pa while applying a pulsed voltage 16 to provide an electrostatic force. The typical bonding temperature is 800 C. The pulsed voltage 16 is used in order to prevent electrical breakdown of the inter-layer insulator 18. After bonding, the combined wafer is annealed at 1100 C. for 30 minutes to increase the bonding strength.

A preferred embodiment of the present invention is shown in FIG. 2f. A method of making this preferred embodiment SOI wafer, using a wafer bonding process, will be described with reference to FIGS. 2a-2f. Initially, two wafers are formed. The first, shown in FIG. 2a, has a silicon substrate 20 upon which a layer, approximately 1 μm thick, of oxide 22, preferably TEOS oxide, is formed. A layer of titanium 24, approximately 2500 Å thick, is formed, by a process such as sputtering or chemical vapor depletion, over the layer of oxide 22. The second wafer, shown in FIG. 2b, begins with a p- silicon substrate 26, with an epitaxially formed buried p+ layer 28 under an epitaxially formed p- layer 30 (this portion will later contain the active circuit). Both the substrate 26 and epi layers 28,30 are shown as p type, however, they could alternately be n type. A layer of oxide 32 followed by a layer of nitride 34, each approximately 1000 Å thick, are formed on the epi wafer. An optional oxide layer 36, such as TEOS oxide, approximately 1-2 μm may be formed to increase the strength and prevent bowing of the final structure. The second wafer is completed by forming a layer of polycrystalline silicon (poly) 38, approximately 2 μm thick.

A masking step is performed on the poly 38 of wafer 2 (FIG. 2b) to generate a grid pattern of poly lines 38, approximately 2 μm wide and 4 μm apart, using an anisotropic poly etch. FIG. 2c shows FIG. 2d is a top level view showing the etching pattern in the poly 38 described above. The grid pattern is not the only etching pattern which may be used. It is, however, an optimal method to obtain the benefits of the final structure.

The two wafers are then stacked together, with the second wafer inverted and on top of the first wafer, in an annealing chamber capable of low-pressure RF plasma processing. Pulsed voltage is applied between the heated wafer chuck and plasma while heating the stack to 700-800 C. The process is performed at a pressure less than 1 Torr in Argon. The process results in the formation of TiSi2 40 where the poly beams 38 of the second wafer and the titanium layer 24 of the first wafer meet, creating a very strong chemical bond between the two wafers. As a result, micro-vacuum chambers 42 are formed between the two wafers, which enhances the bond. The resultant structure is shown in FIG. 2e.

The thick p- substrate region 26 on the active side of the SOI wafer is then selectively etched to stop on the buried p+ etch stop layer 28, followed by another selective etch of the p+ region 28 which stops on the p- 30 active SOI film, shown in FIG. 2f.

There are several advantages of the wafer bonding SOI technique of this invention. Wafer bonding is achieved at fairly low temperatures via silicide formation between a sputtered metal and an undoped poly layer. The bonding can be done in an Argon, or another inert, plasma environment to allow electrostatic pulsing attraction of the two wafers by applying a pulsed voltage between the wafer chuck and the opposite plasma electrode. If desired, mechanical pressing may be used instead of pulsed voltage or pulsed plasma pressing. The use of a grid pattern makes the bonding process much more tolerant of particulates and allows formation of micro-vacuum chambers. Moreover, the chemical bonding process, based on silicide formation, provides very strong bonding forces due to intermixing of two layers (poly, Ti) on two stacked wafers. The micro-vacuum chambers formed by the bonded grid pattern provide additional bonding forces and reduced capacitance coupling to the substrate.

A preferred embodiment has been described in detail hereinabove. It is to be understood that the scope of the invention also comprehends embodiments different from those described, yet within the scope of the claims. For example, while the substrates used are referred to as silicon, one or both could be any other appropriate semiconductor material. Similarly, the oxide could be replaced with any other insulator, the nitride could be replaced with any material that will act as a diffusion layer, the titanium could be replaced with any suitable metal, and the poly could be replaced with any material, such as germanium, that will chemically bond with the metal used on the surface of the other wafer. The wafers are preferably bonded by the method described, however, it is not the only possible method. For example, the plasma environment is not necessary for bonding (e.g., if desired, the wafers may simply be mechanically pressed).

The wafer bonding technique proposed here is also applicable to hybrid semiconductor wafers. For instance, it is possible to employ the silicide bonding method to fabricate GaAs-ON-Si, Ge-ON-Si, and other stacked semiconductor materials. This technique is a viable alternative to the MOCVD and MBE techniques for these applications. As a result, it is possible to combine any two (or more) semiconductor materials irrespective of their lattice mismatch (the conventional epitaxial growth techniques are only capable of growing closely matched layers on a given semiconductor substrate such as Si).

While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. It is therefore intended that the appended claims encompass any such modifications or embodiments.

Non-Patent Citations
Reference
1 *46th Annual Device research Conference; Jun. 20 22, 1988; Sponsored by the IEEE Electron Devices Society.
246th Annual Device research Conference; Jun. 20-22, 1988; Sponsored by the IEEE Electron Devices Society.
3 *Silicon On Insulator ( SOI ) by bonding and Etch Back, J. B. Lasky, et al.; IEEE, pp. 684 687, 1985.
4 *Silicon On Insulator Wafer Bonding Wafer Thinning Technological Evaulations; J. Haisma, et al.; vol. 28, No. 8, Aug., 1989, pp. 1426 1443.
5Silicon-On-Insulator (SOI) by bonding and Etch-Back, J. B. Lasky, et al.; IEEE, pp. 684-687, 1985.
6Silicon-On-Insulator Wafer Bonding-Wafer Thinning Technological Evaulations; J. Haisma, et al.; vol. 28, No. 8, Aug., 1989, pp. 1426-1443.
7 *SOI Device on Bonded Wafer; Hiroshi Gotou, et al.; Fujitsu Sci. Tech. J., 24, 4, pp. 408 417 (Dec. 1988).
8SOI-Device on Bonded Wafer; Hiroshi Gotou, et al.; Fujitsu Sci. Tech. J., 24, 4, pp. 408-417 (Dec. 1988).
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US5227313 *Jul 24, 1992Jul 13, 1993Eastman Kodak CompanyProcess for making backside illuminated image sensors
US5244818 *Apr 8, 1992Sep 14, 1993Georgia Tech Research CorporationProcesses for lift-off of thin film materials and for the fabrication of three dimensional integrated circuits
US5260233 *Nov 6, 1992Nov 9, 1993International Business Machines CorporationSemiconductor device and wafer structure having a planar buried interconnect by wafer bonding
US5324678 *Nov 30, 1992Jun 28, 1994Mitsubishi Denki Kabushiki KaishaMethod of forming a multi-layer type semiconductor device with semiconductor element layers stacked in opposite directions
US5346848 *Jun 1, 1993Sep 13, 1994Motorola, Inc.Method of bonding silicon and III-V semiconductor materials
US5387551 *Mar 4, 1993Feb 7, 1995Kabushiki Kaisha ToshibaMethod of manufacturing flat inductance element
US5387555 *Sep 3, 1992Feb 7, 1995Harris CorporationBonded wafer processing with metal silicidation
US5395789 *Aug 6, 1993Mar 7, 1995At&T Corp.Integrated circuit with self-aligned isolation
US5401983 *Apr 7, 1993Mar 28, 1995Georgia Tech Research CorporationProcesses for lift-off of thin film materials or devices for fabricating three dimensional integrated circuits, optical detectors, and micromechanical devices
US5413952 *Feb 2, 1994May 9, 1995Motorola, Inc.Direct wafer bonded structure method of making
US5413955 *Dec 21, 1993May 9, 1995Delco Electronics CorporationMethod of bonding silicon wafers at temperatures below 500 degrees centigrade for sensor applications
US5455202 *Jan 19, 1993Oct 3, 1995Hughes Aircraft CompanyMethod of making a microelectric device using an alternate substrate
US5536361 *Jan 23, 1995Jul 16, 1996Canon Kabushiki KaishaProcess for preparing semiconductor substrate by bonding to a metallic surface
US5567649 *Aug 24, 1995Oct 22, 1996Motorola Inc.Method of forming a conductive diffusion barrier
US5569620 *Dec 8, 1994Oct 29, 1996Harris CorporationBonded wafer processing with metal silicidation
US5783022 *Oct 31, 1996Jul 21, 1998Samsung Electronics Co., Ltd.Apparatus and methods for wafer debonding using a liquid jet
US5849627 *Apr 28, 1995Dec 15, 1998Harris CorporationBonded wafer processing with oxidative bonding
US5863375 *Apr 28, 1998Jan 26, 1999Samsung Electronics Co., Ltd.Apparatus and methods for wafer debonding using a liquid jet
US6190985 *Aug 17, 1999Feb 20, 2001Advanced Micro Devices, Inc.Practical way to remove heat from SOI devices
US6255731Jul 28, 1998Jul 3, 2001Canon Kabushiki KaishaSOI bonding structure
US6458672Nov 2, 2000Oct 1, 2002Silicon Genesis CorporationControlled cleavage process and resulting device using beta annealing
US6486041Feb 20, 2001Nov 26, 2002Silicon Genesis CorporationMethod and device for controlled cleaving process
US6500732Jul 27, 2000Dec 31, 2002Silicon Genesis CorporationCleaving process to fabricate multilayered substrates using low implantation doses
US6511899May 6, 1999Jan 28, 2003Silicon Genesis CorporationControlled cleavage process using pressurized fluid
US6513564Mar 14, 2001Feb 4, 2003Silicon Genesis CorporationNozzle for cleaving substrates
US6528391May 21, 1999Mar 4, 2003Silicon Genesis, CorporationControlled cleavage process and device for patterned films
US6544862Jan 14, 2000Apr 8, 2003Silicon Genesis CorporationParticle distribution method and resulting structure for a layer transfer process
US6548382Aug 4, 2000Apr 15, 2003Silicon Genesis CorporationGettering technique for wafers made using a controlled cleaving process
US6558802Feb 29, 2000May 6, 2003Silicon Genesis CorporationSilicon-on-silicon hybrid wafer assembly
US6746559 *Jul 25, 2002Jun 8, 2004Canon Kabushiki KaishaMethod and apparatus for separating composite member using fluid
US6790747Oct 9, 2002Sep 14, 2004Silicon Genesis CorporationMethod and device for controlled cleaving process
US6890838Mar 26, 2003May 10, 2005Silicon Genesis CorporationGettering technique for wafers made using a controlled cleaving process
US6897125Sep 17, 2003May 24, 2005Intel CorporationMethods of forming backside connections on a wafer stack
US6909146 *May 21, 1999Jun 21, 2005Intersil CorporationBonded wafer with metal silicidation
US6927160May 13, 2002Aug 9, 2005National Semiconductor CorporationFabrication of copper-containing region such as electrical interconnect
US7056808Nov 20, 2002Jun 6, 2006Silicon Genesis CorporationCleaving process to fabricate multilayered substrates using low implantation doses
US7056813Mar 2, 2005Jun 6, 2006Intel CorporationMethods of forming backside connections on a wafer stack
US7160790Aug 19, 2003Jan 9, 2007Silicon Genesis CorporationControlled cleaving process
US7348258Aug 6, 2004Mar 25, 2008Silicon Genesis CorporationMethod and device for controlled cleaving process
US7371660Nov 16, 2005May 13, 2008Silicon Genesis CorporationControlled cleaving process
US7410887Jan 26, 2007Aug 12, 2008Silicon Genesis CorporationControlled process and resulting device
US7759217Jan 26, 2007Jul 20, 2010Silicon Genesis CorporationControlled process and resulting device
US7776717Aug 20, 2007Aug 17, 2010Silicon Genesis CorporationControlled process and resulting device
US7811900Sep 7, 2007Oct 12, 2010Silicon Genesis CorporationMethod and structure for fabricating solar cells using a thick layer transfer process
US7846818Jul 10, 2008Dec 7, 2010Silicon Genesis CorporationControlled process and resulting device
US7927975Feb 4, 2009Apr 19, 2011Micron Technology, Inc.Semiconductor material manufacture
US8187377Oct 4, 2002May 29, 2012Silicon Genesis CorporationNon-contact etch annealing of strained layers
US8288795Mar 2, 2010Oct 16, 2012Micron Technology, Inc.Thyristor based memory cells, devices and systems including the same and methods for forming the same
US8293619Jul 24, 2009Oct 23, 2012Silicon Genesis CorporationLayer transfer of films utilizing controlled propagation
US8329557May 12, 2010Dec 11, 2012Silicon Genesis CorporationTechniques for forming thin films by implantation with reduced channeling
US8330126Jul 29, 2009Dec 11, 2012Silicon Genesis CorporationRace track configuration and method for wafering silicon solar substrates
US8378490 *Mar 15, 2011Feb 19, 2013Taiwan Semiconductor Manufacturing Company, Ltd.Semiconductor apparatus including a metal alloy between a first contact and a second contact
US8389385Apr 18, 2011Mar 5, 2013Micron Technology, Inc.Semiconductor material manufacture
US8501559Sep 11, 2012Aug 6, 2013Micron Technology, Inc.Semiconductor cells, arrays, devices and systems having a buried conductive line and methods for forming the same
US8507966Mar 2, 2010Aug 13, 2013Micron Technology, Inc.Semiconductor cells, arrays, devices and systems having a buried conductive line and methods for forming the same
US8513722Mar 2, 2010Aug 20, 2013Micron Technology, Inc.Floating body cell structures, devices including same, and methods for forming same
US8524543Sep 11, 2012Sep 3, 2013Micron Technology, Inc.Thyristor-based memory cells, devices and systems including the same and methods for forming the same
US8530295Sep 11, 2012Sep 10, 2013Micron Technology, Inc.Floating body cell structures, devices including same, and methods for forming same
US8598621Feb 11, 2011Dec 3, 2013Micron Technology, Inc.Memory cells, memory arrays, methods of forming memory cells, and methods of forming a shared doped semiconductor region of a vertically oriented thyristor and a vertically oriented access transistor
US8809145Jul 2, 2013Aug 19, 2014Micron Technology, Inc.Semiconductor cells, arrays, devices and systems having a buried conductive line and methods for forming the same
US8841715Jul 29, 2013Sep 23, 2014Micron Technology, Inc.Floating body cell structures, devices including same, and methods for forming same
US8841777Jan 12, 2010Sep 23, 2014International Business Machines CorporationBonded structure employing metal semiconductor alloy bonding
US8859359Jul 29, 2013Oct 14, 2014Micron Technology, Inc.Floating body cell structures, devices including same, and methods for forming same
US8866209Jul 10, 2013Oct 21, 2014Micron Technology, Inc.Semiconductor cells, arrays, devices and systems having a buried conductive line and methods for forming the same
US8980699Aug 13, 2013Mar 17, 2015Micron Technology, Inc.Thyristor-based memory cells, devices and systems including the same and methods for forming the same
US8993410Sep 2, 2011Mar 31, 2015Silicon Genesis CorporationSubstrate cleaving under controlled stress conditions
US9129983Oct 30, 2013Sep 8, 2015Micron Technology, Inc.Memory cells, memory arrays, methods of forming memory cells, and methods of forming a shared doped semiconductor region of a vertically oriented thyristor and a vertically oriented access transistor
US9214388Feb 28, 2013Dec 15, 2015International Business Machines CorporationBonded structure employing metal semiconductor alloy bonding
US9269795May 27, 2014Feb 23, 2016Micron Technology, Inc.Circuit structures, memory circuitry, and methods
US9356181Feb 10, 2015May 31, 2016Silicon Genesis CorporationSubstrate cleaving under controlled stress conditions
US9361966Aug 1, 2013Jun 7, 2016Micron Technology, Inc.Thyristors
US9362439May 4, 2009Jun 7, 2016Silicon Genesis CorporationLayer transfer of films utilizing controlled shear region
US9368390Jan 16, 2013Jun 14, 2016Taiwan Semiconductor Manufacturing Company, Ltd.Semiconductor apparatus
US20020179243 *Jul 25, 2002Dec 5, 2002Canon Kabushiki KaishaMethod and apparatus for separating composite member using fluid
US20030113983 *Oct 9, 2002Jun 19, 2003Silicon Genesis CorporationMethod and device for controlled cleaving process
US20030124815 *Nov 20, 2002Jul 3, 2003Silicon Genesis CorporationCleaving process to fabricate multilayered substrates using low implantation doses
US20040067644 *Oct 4, 2002Apr 8, 2004Malik Igor J.Non-contact etch annealing of strained layers
US20040097055 *Mar 26, 2003May 20, 2004Silicon Genesis CorporationGettering technique for wafers made using a controlled cleaving process
US20040171233 *Mar 5, 2004Sep 2, 2004Canon Kabushiki KaishaMethod and apparatus for separating composite member using fluid
US20050059217 *Sep 17, 2003Mar 17, 2005Patrick MorrowMethods of forming backside connections on a wafer stack
US20050070071 *Aug 6, 2004Mar 31, 2005Silicon Genesis CorporationMethod and device for controlled cleaving process
US20050164490 *Mar 2, 2005Jul 28, 2005Patrick MorrowMethods of forming backside connections on a wafer stack
US20050186758 *Aug 19, 2003Aug 25, 2005Silicon Genesis CorporationControlled cleaving process
US20070123013 *Jan 26, 2007May 31, 2007Silicon Genesis CorporationControlled process and resulting device
US20080038901 *Aug 20, 2007Feb 14, 2008Silicon Genesis CorporationControlled Process and Resulting Device
US20080153220 *Feb 15, 2008Jun 26, 2008Silicon Genesis CorporationMethod for fabricating semiconductor devices using strained silicon bearing material
US20080179547 *Sep 7, 2007Jul 31, 2008Silicon Genesis CorporationMethod and structure for fabricating solar cells using a thick layer transfer process
US20080286945 *Jul 10, 2008Nov 20, 2008Silicon Genesis CorporationControlled process and resulting device
US20090242031 *Mar 27, 2008Oct 1, 2009Twin Creeks Technologies, Inc.Photovoltaic Assembly Including a Conductive Layer Between a Semiconductor Lamina and a Receiver Element
US20100044595 *Jul 29, 2009Feb 25, 2010Silicon Genesis CorporationRace track configuration and method for wafering silicon solar substrates
US20100317140 *May 12, 2010Dec 16, 2010Silicon Genesis CorporationTechniques for forming thin films by implantation with reduced channeling
US20110168434 *Jan 12, 2010Jul 14, 2011International Business Machines CorporationBonded structure employing metal semiconductor alloy bonding
US20110193190 *Apr 18, 2011Aug 11, 2011Nishant SinhaSemiconductor material manufacture
US20110215371 *Mar 2, 2010Sep 8, 2011Micron Technology, Inc.Thyristor based memory cells, devices and systems including the same and methods for forming the same
US20110215396 *Mar 2, 2010Sep 8, 2011Micron Technology, Inc.Semiconductor cells, arrays, devices and systems having a buried conductive line and methods for forming the same
US20110215408 *Mar 2, 2010Sep 8, 2011Micron Technology, Inc.Floating body cell structures, devices including same, and methods for forming same
US20110215436 *Mar 2, 2010Sep 8, 2011Micron Technology, Inc.Semiconductor devices including a diode structure over a conductive strap and methods of forming such semiconductor devices
US20150221540 *Feb 5, 2014Aug 6, 2015Micron Technology, Inc.Devices, systems and methods for electrostatic force enhanced semiconductor bonding
EP0895282A2 *Jul 28, 1998Feb 3, 1999Canon Kabushiki KaishaMethod of preparing a SOI substrate by using a bonding process, and SOI substrate produced by the same
WO2011109146A2 *Feb 10, 2011Sep 9, 2011Micron Technology, Inc.Semiconductor-metal-on-insulator structures, methods of forming such structures, and semiconductor devices including such structures
WO2011109146A3 *Feb 10, 2011Dec 15, 2011Micron Technology, Inc.Semiconductor-metal-on-insulator structures, methods of forming such structures, and semiconductor devices including such structures
Classifications
U.S. Classification438/456, 257/E21.122, 148/DIG.12, 438/479, 148/DIG.135
International ClassificationH01L21/20
Cooperative ClassificationY10S148/135, Y10S148/012, H01L21/2007
European ClassificationH01L21/20B2
Legal Events
DateCodeEventDescription
Dec 20, 1990ASAssignment
Owner name: TEXAS INSTRUMENTS INCORPORATED, 13500 NORTH CENTRA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:MOSLEHI, MEHRDAD M;REEL/FRAME:005567/0849
Effective date: 19901220
May 14, 1991ASAssignment
Owner name: AIRCRAFT FURNISHING LIMITED
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:MOSLEHI, MEHRDAD M.;REEL/FRAME:005699/0608
Effective date: 19910307
Sep 29, 1995FPAYFee payment
Year of fee payment: 4
Nov 2, 1999REMIMaintenance fee reminder mailed
Mar 10, 2000FPAYFee payment
Year of fee payment: 8
Mar 10, 2000SULPSurcharge for late payment
Sep 26, 2003FPAYFee payment
Year of fee payment: 12