Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS5132756 A
Publication typeGrant
Application numberUS 07/601,042
Publication dateJul 21, 1992
Filing dateOct 24, 1990
Priority dateJan 14, 1988
Fee statusPaid
Also published asDE3901114A1, DE3901114C2
Publication number07601042, 601042, US 5132756 A, US 5132756A, US-A-5132756, US5132756 A, US5132756A
InventorsTetsuo Matsuda
Original AssigneeKabushiki Kaisha Toshiba
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Method of manufacturing semiconductor devices
US 5132756 A
Abstract
An improved method of manufacturing a semiconductor device wherein an insulating film, a conducting film, a first film to prevent conducting and refractory metal films from the reaction and a refractory metal film are sequentially deposited on a semiconductor substrate. Further, a second film is formed on the surface of the refractory metal film to prevent the exposed surface of the refractory metal film from the oxidization. Tungsten, molybdenum or the like is used as a refractory metal. A nitride film, a carbide film, or a silicide film of tungsten or molybdenum may be advantageously used as the second film.
Images(2)
Previous page
Next page
Claims(7)
What is claimed is:
1. A semiconductor substrate having source and drain regions;
an insulating gate film formed on said substrate;
a conducting film formed on said insulating film and having convex rounded areas at least corresponding to the corners of said source and drain regions;
a reaction-resistant film formed on said conducting film;
a refractory metal film formed on said reaction-resistant film;
an oxidation-resistant film formed on said refractory metal film; and
an oxide film formed on said substrate surrounding at least said conducting film.
2. The semiconductor device of claim 1, wherein said substrate is silicon and said conducting film is polycrystalline silicon.
3. The semiconductor device of claim 1, wherein said reaction-resistant film is a metal nitride film.
4. The semiconductor device of claim 1, wherein said reaction-resistant film is a metal carbide film.
5. The semiconductor device of claim 1, wherein said oxidation-resistant film is a metal nitride carbide film 7.
6. The semiconductor device of claim 1, wherein said oxidization-resistant film is a refractory metal nitride film.
7. The semiconductor device of claim 1, wherein said oxidization-resistant film is a refractory metal silicide film.
Description

This application is a continuation of application Ser. No. 07/295,533, filed on Jan. 11, 1989, now abandoned.

BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates to a method of manufacturing semiconductor devices, and more particularly to an improved method of forming electrodes and interconnections of semiconductor devices.

2. Description of the Prior Art

In general, the resistance values of electrodes and interconnections of semiconductor devices, particularly of MOS (metal-oxide-semiconductor) type transistors have significant effects upon their operating speeds, and also upon the degree of freedom in their design. Thus, these resistance values are required to be minimized. For this reason, various techniques have been disclosed in which a refractory metal (having a high melting point and a relatively low specific resistance) is used to form the gate electrodes and interconnections. When a refractory metal is deposited on a polycrystalline silicon film in a MOS-type transistor, the work function of the gate at the MOS capacitor portion is substantially the same as that in the case of the conventional polycrystalline silicon gate. In other words, the work function of the gate is changed when the refractory metal film alone is used as a single-layer structure gate. Thus, the structure that the refractory metal film is laminated on the polycrystalline silicon film is advantageous more than the single-layer structure of the refractory metal.

However, the process of manufacturing MOS-type semiconductor devices generally includes several high temperature processes. Specifically, the manufacturing process requires a post oxidization process (later described in detail) of about 700 C. to 800 C. and an inter-layer film leveling process of about 700 C. to 850 C., for example. These temperatures are well over the temperature at which the refractory metal combines with silicon in a polycrystalline silicon film. (e.g. 550 C. to 600 C. for tungsten). To avoid such chemical reaction between the polycrystalline silicon film and the refractory metal film, a metal nitride film or a metal carbide film is interposed therebetween to prevent conducting and refractory metal films from the reaction.

The post oxidization process is performed to recover defects and damage to the substrate, which are induced during etching or ion implantation. The post oxidization process is also intended to enhance the gate characteristics of a MOS capacitor and a MOS-type transistor. However, the refractory metal film is easily oxidized in the post oxidization process. Particularly in an atmosphere of oxygen at about 900 C. (ordinary oxidization condition for a polycrystalline silicon film), or in an atmosphere of O2 -H2 O at about 800 C., the refractory metal film is significantly oxidized. As a result, the resistance values of the gate electrode and interconnections, which are made of refractory metal, inevitably increase.

To prevent such an increase of the resistance values of the electrodes and interconnections, it is necessary to oxidize only the silicon film, while the refractory film is not oxidized. This can be achieved if the oxidization process is performed in an atmosphere of hydrogen containing steam of a few percent at about 900 C. However, such oxidization process requires hydrogen of high concentration at a high temperature. This process is sometimes accompanied with a danger of explosion. Moreover, the oxidization rate of the polycrystalline silicon film is very slow in the process. As a result, the necessary oxidization of the polycrystalline silicon film inevitably requires a long-time processing. This has been a restriction in manufacturing MOS-type transistors.

SUMMARY OF THE INVENTION

Accordingly, one object of this invention is to provide an improved method of manufacturing semiconductor devices. The method can suppress oxidization of refractory metal films used as electrodes and interconnections.

Briefly, in accordance with one aspect of this invention, there is provided a method of manufacturing semiconductor devices which comprises the steps of forming a conducting film on a semiconductor substrate through an insulating layer, forming a first film on the conducting film to prevent conducting and refractory metal films from the reaction, forming a refractory metal film on the first film, forming an second film on the exposed surface of the refractory metal film to prevent the exposed surface of the refractory metal film from the oxidization, and exposing the semiconductor substrate to an oxidation atmosphere.

BRIEF DESCRIPTION OF THE DRAWINGS

A more complete appreciation of the invention and many of the attendant advantages thereof will be readily obtained as the same becomes better understood by reference to the following detailed description when considered in connection with the accompanying drawings, wherein:

FIGS. 1a through 1d are cross-sectional views illustrating manufacturing processes according to one embodiment of the present invention, and

FIGS. 2a through 2e are cross-sectional views illustrating manufacturing processes according to another embodiment of the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring now to the drawings, wherein like reference numerals designate identical or corresponding parts throughout the several views, and more particularly to FIGS. 1a through 1d thereof, one embodiment of this invention will be described.

In FIG. 1a, a silicon oxide film 2 of about 12 nm thick is formed on a semiconductor (silicon) substrate 1 as a gate insulating film. Next, a polycrystalline silicon film 3 of about 200 nm is formed on the silicon oxide film 2 by use of CVD (chemical vapor deposition) or the like. Thereafter, the substrate 1 is exposed to an atmosphere of phosphorus oxychloride at 950 C. for a time between about 20 to 30 minutes. This causes phosphorus (P) to be introduced into the polycrystalline silicon film 3. Thus, a phosphorusdoped polycrystalline silicon film 3a is formed as a first conducting film as shown in FIG. 1b.

Further, a titanium nitride (TiN) film 4 of about 20 nm is formed by use of a reactive sputtering technique on the phosphorus-doped polycrystalline silicon film 3a as a first film to prevent conducting and refractory metal films from the reaction. Next, a refractory metal film, such as a tungsten (W) film 5 of about 200 nm thick is formed by use of a sputtering technique on the titanium nitride film 4 as a second conducting film. The titanium nitride film 4 may also be formed by use of a CVD (chemical vapor deposition) technique other than the reactive sputtering technique. The tungsten film 5 may also be formed by use of a CVD technique other than the sputtering technique.

Thereafter, the tungsten film 5, the titanium nitride film 4, the phosphorus-doped polycrystalline silicon film 3a and the silicon oxide film 2 are eliminated leaving a portion that constitutes a gate electrode 9 by use of photographic etching, reactive etching or the like, as shown in FIG. 1c. Next, the substrate 1 is exposed to an atmosphere of ammonia at 600 C. for 30 minutes, and is given a thermal process (to be combined with nitrogen). As a result, a tungsten nitride film 6 of about 10 nm is formed on the surface of the tungsten film 5. The tungsten nitride film 6 serves as a second film to prevent the exposed surface of the refractory metal film from the oxidization. Next, an n- -type source region 7 and an n- -type drain region 8 are formed by phosphorus ion implantation and diffusion. Further, a sidewall 10, which is an insulating film of silicon oxide, is formed on the sidewall of the gate electrode 9.

Next, arsenic (As) ion implantation is effected to portions deeper than the source and drain regions 7 and 8 using the sidewall 10 as a mask. Thereafter, the arsenic is diffused so as to form an n+ -type source region 7a and an n+ -type drain region 8a. Further, an insulating film (not shown) is formed on the entire surface. Then, metal films (not shown), which are connected to the source and drain regions 7 and 8 and the gate electrode 9, are formed.

Thereafter, the substrate 1 is exposed to an atmosphere of hydrogen at about 800 C. for about 60 minutes, and a hydrogen-combustive oxidation process takes place therein. The purpose of this process is to eliminate defects and damage in the source and drain diffusion regions 7, 7a, 8 and 8a. This process is also intended to improve the gate characteristics of the device. Specifically, the defects and damage to the substrate surface, which are induced during the ion implantation process forming diffusion layers or the etching process to forming the prescribed surface, are repaired with the post oxidization process. In addition, the angular corners of the gate electrode are rounded by virtue of this oxidization process. Thus, an electric field concentration generated in the vicinity of such angular corners can be avoided. Even when the post oxidization process is performed, the tungsten nitride film 6 serves to protect the surface of the refractory metal film 5 from being oxidized.

Therefore, the resistance values of the gate electrodes and interconnections of a MOS-type transistor manufactured by the above-described process are not increased. Moreover, in accordance with this embodiment, the silicon region can be oxidized alone without causing the refractory metal film 5 to be oxidized. Thus, the degree of freedom in the process of forming the gate electrode and interconnections of refractory metal can be significantly improved.

Next, a second embodiment according to the present invention will be described with reference to FIGS. 2a through 2e. Processes of FIGS. 2a and 2b are the same as in FIGS. 1a through 1b. Thus, the description thereof will be omitted. As shown in FIG. 2b, a silicon oxide film 2, a phosphorus-doped polycrystalline silicon film 3a, a titanium nitride film 4 and a tungsten film 5 are sequentially deposited on a semiconductor substrate 1. Next, the deposited films are eliminated leaving prescribed portions so as to form required patterns, as shown in FIG. 2c.

Thereafter, a polycrystalline silicon film 21 of about 20 nm thick is formed on the entire surface by a chemical vapor deposition technique, as shown in FIG. 2d. Further, the substrate 1 is exposed to an atmosphere of nitrogen at 800 C. for 30 minutes. Thus, the substrate 1 undergoes a specified thermal process. As a result, a tungsten silicide film 20 is formed on the surface of the tungsten film 5 on which the patterns were previously formed. The tungsten silicide film 20 serves as a second film to prevent the exposed surface of the refractory metal film from the oxidization. Here, the polycrystalline silicon film 21 remains on the sidewalls of the substrate 1 and the phosphorus-doped polycrystalline silicon film 3a.

Next, a source region 17 and a drain region 18 are formed in the same manner as in the first embodiment. Thereafter, the substrate 1 is given a hydrogen-combustive oxidization process at 900 C. for 60 minutes. The purpose of this process is to eliminate defects and damage in the source and drain regions 17 and 18 which are induced during etching or ion implantation. The process is also intended to improve the gate characteristics of the device. As a result, the polycrystalline silicon film 21 remains as an oxide film 22, as shown in FIG. 2e. In this case, the tungsten film 5 is not oxidized because the tungsten silicide film 20, which serves to prevent the oxidization, was previously formed on the surface thereof.

The thus the manufactured MOS-type transistor has the same advantages as those in the first embodiment.

In the first and second embodiments, a MOS-type transistor having an LDD (lightly doped drain and source) structure has been described as an example. However, this invention is not limited to this, but may also be applied to any other MOS-type transistors, or any transistors using refractory metals.

Further, the refractory metal described in the embodiments of this invention is not limited to tungsten but may also be molybudenum. Specifically, this invention is advantageous with any refractory metals which are used for electrodes and interconnections of semiconductor devices, and are inevitably oxidized during the necessary oxidization processes in manufacturing the semiconductor devices.

As described above, according to the present invention, a refractory metal film is combined with nitrogen, carbon or silicon. As a result, the surface of the refractory metal is coated with a nitride film, carbide film or silicide film. Thus, the refractory metal is not oxidized even when the substrate is exposed to an atmosphere of plasma oxygen or an atmosphere of dry oxygen for the oxidization process. Therefore, the resistance value of the surface of the refractory metal film remains substantially unchanged. Moreover, the material of the second film to prvent the exposed surface of the refractory metal film from the oxidization is not limited to the above-described TiN, but other metallic compounds such as TiC, TiCN, WN, WC, WCN, Hf N, Hf C, Hf CN, CrC, ZrN and ZrCN may be used.

Obviously, numerous additional modifications and variations of the present invention are possible in light of the above teachings. It is therefore to be understood that within the scope of the appended claims, the invention may be practiced otherwise than as specifically described herein.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4164553 *Feb 14, 1977Aug 14, 1979Montedison S.P.A.Plasma arc process for the production of chemical products in power form
US4263058 *Jan 24, 1980Apr 21, 1981General Electric CompanyComposite conductive structures in integrated circuits and method of making same
US4356623 *Sep 15, 1980Nov 2, 1982Texas Instruments IncorporatedFabrication of submicron semiconductor devices
US4429011 *Mar 29, 1982Jan 31, 1984General Electric CompanyMolybdenum covered by molybdenum nitride
US4445266 *Aug 7, 1981May 1, 1984Mostek CorporationMOSFET Fabrication process for reducing overlap capacitance and lowering interconnect impedance
US4502209 *Aug 31, 1983Mar 5, 1985At&T Bell LaboratoriesHeating deposited film of metal carbide, nitride or boride
US4503601 *Apr 18, 1983Mar 12, 1985Ncr CorporationOxide trench structure for polysilicon gates and interconnects
US4549905 *Nov 14, 1983Oct 29, 1985Nippondenso Co., Ltd.Ceramic heater
US4558338 *Aug 15, 1983Dec 10, 1985Nec CorporationInsulated gate type field effect transistor having a silicon gate electrode
US4616399 *Dec 23, 1985Oct 14, 1986Nec CorporationMethod of manufacturing an insulated gate field effect transistor
JPS6213075A * Title not available
Non-Patent Citations
Reference
1 *Chow, T. P., et al., J. Appl. Phys. 52(10). Oct. 1981, pp. 6331 6336.
2Chow, T. P., et al., J. Appl. Phys. 52(10). Oct. 1981, pp. 6331-6336.
3 *Kirk Othmer Encyclopedia of Chemical Technology, John Wiley & Sons, 1978, vol. 4 pp. 476 505.
4Kirk-Othmer Encyclopedia of Chemical Technology, John Wiley & Sons, 1978, vol. 4 pp. 476-505.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US5218511 *Jun 22, 1992Jun 8, 1993Vlsi Technology, Inc.Inter-silicide capacitor
US5470775 *Nov 9, 1993Nov 28, 1995Vlsi Technology, Inc.Method of forming a polysilicon-on-silicide capacitor
US5506449 *Mar 23, 1994Apr 9, 1996Kawasaki Steel CorporationWire pattern comprising metals such as copper, gold, silver and aluminum and their alloys. nitrides and metal film of tantalum-tugsten alloy; migration resistance
US5691235 *Jun 12, 1996Nov 25, 1997Micron Technology, Inc.Method of depositing tungsten nitride using a source gas comprising silicon
US5962904 *Sep 16, 1997Oct 5, 1999Micron Technology, Inc.Gate electrode stack with diffusion barrier
US5965911 *Oct 29, 1997Oct 12, 1999Samsung Electronics Co., Ltd.Mos transistor adopting titanium-carbon-nitride gate electrode and manufacturing method thereof
US6020242 *Sep 4, 1997Feb 1, 2000Lsi Logic CorporationEffective silicide blocking
US6037233 *Apr 27, 1998Mar 14, 2000Lsi Logic CorporationMetal-encapsulated polysilicon gate and interconnect
US6081034 *Jan 23, 1998Jun 27, 2000Micron Technology, Inc.Low-resistance contact to silicon having a titanium silicide interface and an amorphous titanium carbonitride barrier layer
US6096640 *Apr 2, 1998Aug 1, 2000Micron Technology, Inc.Method of making a gate electrode stack with a diffusion barrier
US6162715 *Jul 14, 1998Dec 19, 2000Applied Materials, Inc.Method of forming gate electrode connection structure by in situ chemical vapor deposition of tungsten and tungsten nitride
US6218276Dec 22, 1997Apr 17, 2001Lsi Logic CorporationSilicide encapsulation of polysilicon gate and interconnect
US6251190 *Sep 8, 2000Jun 26, 2001Applied Materials, Inc.Gate electrode connection structure by in situ chemical vapor deposition of tungsten and tungsten nitride
US6265297 *Sep 1, 1999Jul 24, 2001Micron Technology, Inc.Ammonia passivation of metal gate electrodes to inhibit oxidation of metal
US6291340Jan 31, 2000Sep 18, 2001Micron Technology, Inc.Method of forming low-resistance contact to silicon having a titanium silicide interface and an amorphous titanium carbonitride barrier layer
US6335297 *Jun 12, 2000Jan 1, 2002Hyundai Electronics Industries Co., Ltd.Forming insulating layer on semiconductor substrate, sequentially forming semiconductor layer and tungsten film on insulating layer, nitrifying tungsten film with heat treatment, selectively etching tungsten film and semiconductor
US6337520 *Feb 26, 1998Jan 8, 2002Samsung Electronics Co., Ltd.Composition for a wiring, a wiring using the composition, manufacturing method thereof, a display using the wiring and manufacturing method thereof
US6348380Aug 25, 2000Feb 19, 2002Micron Technology, Inc.Use of dilute steam ambient for improvement of flash devices
US6380098Jan 27, 2000Apr 30, 2002Samsung Electronics Co., Ltd.Composition for a wiring, a wiring using the composition, manufacturing method thereof, a display using the wiring and a manufacturing method thereof
US6429086Nov 25, 1997Aug 6, 2002Micron Technology, Inc.Method of depositing tungsten nitride using a source gas comprising silicon
US6445004Jul 14, 2000Sep 3, 2002Samsung Electronics Co., Ltd.Composition for a wiring, a wiring using the composition, manufacturing method thereof, a display using the wiring and a manufacturing method thereof
US6448649 *Dec 22, 1997Sep 10, 2002Taiwan Semiconductor Manufacturing CompanyMulti-layer wiring structure having conductive sidewall etch stoppers and a stacked plug interconnect
US6458714Nov 22, 2000Oct 1, 2002Micron Technology, Inc.Method of selective oxidation in semiconductor manufacture
US6472323Mar 28, 2000Oct 29, 2002Micron Technology, Inc.Method of depositing tungsten nitride using a source gas comprising silicon
US6486494Jan 4, 2002Nov 26, 2002Samsung Electronics Co., Ltd.Composition for a wiring, a wiring using the composition, manufacturing method thereof, a display using the wiring and a manufacturing method thereof
US6521963 *Dec 30, 1999Feb 18, 2003Mitsubishi Denki Kabushiki KaishaSemiconductor device and method of manufacturing semiconductor device
US6570182Jul 9, 2002May 27, 2003Samsung Electronics Co., Ltd.Composition for a wiring, a wiring using the composition, manufacturing method thereof, a display using the wiring and a manufacturing method thereof
US6582982Sep 26, 2001Jun 24, 2003Samsung Electronics Co., Ltd.Composition for wiring, a wiring using the composition, manufacturing method thereof, a display using the wiring and a manufacturing method thereof
US6608356 *Jul 14, 1997Aug 19, 2003Kabushiki Kaisha ToshibaSemiconductor device using damascene technique and manufacturing method therefor
US6617624 *Mar 15, 2001Sep 9, 2003Micron Technology, Inc.Metal gate electrode stack with a passivating metal nitride layer
US6624517Feb 16, 2000Sep 23, 2003Micron Technology, Inc.Low-resistance contact to silicon having a titanium silicide interface and an amorphous titanium carbonitride barrier layer
US6632736Aug 3, 2001Oct 14, 2003Micron Technology, Inc.Method of forming low-resistance contact to silicon having a titanium silicide interface and an amorphous titanium carbonitride barrier layer
US6686606Mar 18, 2003Feb 3, 2004Samsung Electronics Co., Ltd.Composition for a wiring, a wiring using the composition, manufacturing method thereof, a display using the wiring and a manufacturing method thereof
US6730954Dec 5, 2001May 4, 2004Micron Technology, Inc.Method of depositing tungsten nitride using a source gas comprising silicon
US6861351Aug 8, 2003Mar 1, 2005Micron Technology, Inc.Low-resistance contact to silicon having a titanium silicide interface and an amorphous titanium carbonitride barrier layer
US6881667Aug 8, 2003Apr 19, 2005Micron Technology, Inc.Low-resistance contact to silicon having a titanium silicide interface and an amorphous titanium carbonitride barrier layer
US6903010Aug 8, 2003Jun 7, 2005Micron Technology, Inc.Low-resistance contact to silicon having a titanium silicide interface and an amorphous titanium carbonitride barrier layer
US6946681Dec 11, 2003Sep 20, 2005Samsung Electronics Co., Ltd.Molybdenum or molybdenum-tungsten alloy layer is used for a wiring of a display or a semiconductor display along with other metal or alloy layers; low resistivity
US6949789Nov 13, 2001Sep 27, 2005Micron Technology, Inc.Use of dilute steam ambient for improvement of flash devices
US6953743Aug 8, 2003Oct 11, 2005Micron Technology, Inc.Low-resistance contact to silicon having a titanium silicide interface and an amorphous titanium carbonitride barrier layer
US6960515 *Dec 4, 2001Nov 1, 2005Samsung Electronics Co., Ltd.Method of forming a metal gate
US6977228Mar 17, 2003Dec 20, 2005Kabushiki Kaisha ToshibaSemiconductor device using damascene technique and manufacturing method therefor
US7009298Aug 11, 2003Mar 7, 2006Micron Technology, Inc.Low-resistance contact to silicon having a titanium silicide interface and an amorphous titanium carbonitride barrier layer
US7405455May 10, 2005Jul 29, 2008Micron Technology, Inc.Semiconductor constructions and transistor gates
US7411259 *Feb 26, 2007Aug 12, 2008Semiconductor Energy Laboratory Co., Ltd.Wiring material and a semiconductor device having a wiring using the material, and the manufacturing method thereof
US7432546Aug 17, 2005Oct 7, 2008Micron Technology, Inc.Apparatus having a memory device with floating gate layer grain boundaries with oxidized portions
US7585725Sep 4, 2008Sep 8, 2009Micron Technology, Inc.Use of dilute steam ambient for improvement of flash devices
US7592262 *Mar 21, 2007Sep 22, 2009United Microelectronics Corp.Method for manufacturing MOS transistors utilizing a hybrid hard mask
US7663238Aug 6, 2008Feb 16, 2010Semiconductor Energy Laboratory Co., Ltd.Wiring material and a semiconductor device having a wiring using the material, and the manufacturing method thereof
US7829457Feb 20, 2009Nov 9, 2010Asm International N.V.Protection of conductors from oxidation in deposition chambers
US7989870Jul 31, 2009Aug 2, 2011Micron Technology, Inc.Use of dilute steam ambient for improvement of flash devices
US8294192Jun 24, 2011Oct 23, 2012Micron Technology, Inc.Use of dilute steam ambient for improvement of flash devices
US8357611Mar 8, 2011Jan 22, 2013Semiconductor Energy Laboratory Co., Ltd.Wiring material, semiconductor device provided with a wiring using the wiring material and method of manufacturing thereof
US8507388Apr 26, 2010Aug 13, 2013Asm International N.V.Prevention of oxidation of substrate surfaces in process chambers
US20080258245 *Jun 26, 2008Oct 23, 2008Leonard ForbesSemiconductor Constructions and Transistor Gates
WO2005045887A2 *Sep 30, 2004May 19, 2005Freescale Semiconductor IncMethod of forming an nmos transistor and structure thereof
Classifications
U.S. Classification257/653, 257/E21.292, 257/E21.2, 257/408, 257/763
International ClassificationH01L21/3205, H01L23/52, H01L21/318, H01L21/28, H01L29/417, H01L29/78, H01L21/336
Cooperative ClassificationH01L29/6659, H01L21/28061, H01L21/318
European ClassificationH01L29/66M6T6F11B3, H01L21/318, H01L21/28E2B2P4
Legal Events
DateCodeEventDescription
Sep 26, 2003FPAYFee payment
Year of fee payment: 12
Jan 10, 2000FPAYFee payment
Year of fee payment: 8
Jan 11, 1996FPAYFee payment
Year of fee payment: 4
Mar 30, 1992ASAssignment
Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:MATSUDA, TETSUO;REEL/FRAME:006057/0154
Effective date: 19881209