|Publication number||US5147820 A|
|Application number||US 07/749,762|
|Publication date||Sep 15, 1992|
|Filing date||Aug 26, 1991|
|Priority date||Aug 26, 1991|
|Also published as||EP0529952A1|
|Publication number||07749762, 749762, US 5147820 A, US 5147820A, US-A-5147820, US5147820 A, US5147820A|
|Inventors||Sailesh Chittipeddi, Pradip K. Roy, Ankineedu Velaga|
|Original Assignee||At&T Bell Laboratories|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (4), Non-Patent Citations (2), Referenced by (65), Classifications (10), Legal Events (8)|
|External Links: USPTO, USPTO Assignment, Espacenet|
1. Field of the Invention
The present invention relates to a technique for making a semiconductor device that includes the formation of a silicide layer on a deposited silicon layer.
2. Description of the Prior Art
In the production of integrated circuits (ICs), it has become common practice to form silicide conductor layers. The silicides are compounds comprising a refractory metal and silicon, which may be in the form of deposited polysilicon. The refractory metals commonly used or proposed include titanium, tantalum, tungsten, molybdenum, and cobalt, among others. Such metal silicide layers have relatively high conductivity, and when lithographically patterned, can serve as gate electrodes for field effect transistors, and conductor patterns, referred to as "runners", for interconnecting various circuit elements of the integrated circuit.
For example, referring to FIG. 1, a typical MOS structure comprises a p-type silicon substrate 101. (In the case of a CMOS IC, region 101 could be a p-tub). A n-channel transistor is formed in the substrate, and includes source/drain n+doped regions 103 and 104, having silicide layers 106 and 107 formed thereon, respectively. The gate electrode comprises a doped polysilicon layer 109 and silicide layer 108 overlying a gate oxide 110. The gate sidewalls may be covered by spacers 129 and 130, as in the case of the "lightly doped drain" (LDD) structure. Furthermore, the same conductive layers that form the gate electrode may extend over the field oxide region 120, forming a runner comprising doped polysilicon layer 123 and silicide layer 122. The combination of the doped polysilicon and silicide layers is frequently referred to as the "polycide" structure in the art. Various other applications for silicide layers are known for bipolar and optical devices.
As the lateral dimensions of integrated circuit elements becomes smaller, it is also necessary to reduce the height of various circuit structures. For example, the height of a polycide gate electrode includes the thickness of the deposited polysilicon layer (109) and the silicide layer (108) formed thereon. As lateral dimensions (e.g., gate length) shrink below 1 micrometer, it is typically necessary to reduce the so-called "stack height" of the polycide structure (d1) to less than 1 micrometer, and desirably less than 0.5 micrometers. This is necessary in order to reduce problems relating to etching of relatively thick layers, as well as for preventing excessive step heights that interfere with the formation of overlying circuit elements. However, as the stack height of the gate electrode decreases, the probability increases that shorts will occur between the gate electrode and the adjacent source/drain electrodes during silicide formation. Furthermore, significant problems at the interface between the polysilicon layer and the silicide layer have been observed. These problems have included direct shorts and de- lamination of the silicide layer in some cases. In addition, at small stack heights, the planarity of the gate is reduced, and the surface actually becomes concave, rather than being the ideal planar surface shown for layer 108.
Generally, the deposited polysilicon films have a high degree of  preferred crystallographic orientation, and a large variation in stress within the polysilicon layer. In addition, these polysilicon films, when used as a mask for a gate oxide, are more susceptible to ion-channelling in <110> directions during a high energy source/drain ion implant operation. This problem is especially significant for ion implant energies in excess of about 70 keV. It is known that the channeling can be minimized by randomizing the polysilicon orientation. It is also known that most silicide structures exhibit the "snow plow effect" during their formation, where the redistribution of n-type dopant concentration often occurs.
One important criterion of proper circuit operation is the resistance of the conductors used to form runners. Therefore, as both the lateral dimensions and stack height are reduced, the cross-sectional area of the polycide conductors is reduced. This leads to increased electrical resistance of the conductors, which is undesirable in most cases. Therefore, any solution to the problems relating to thin stack heights should not unduly increase the electrical resistance of the polycide conductors.
We have invented an improved technique of making a semiconductor device that includes a silicide conductor. A layer of silicon is deposited under varying deposition conditions to attain sub-layering, while simultaneously reducing the doping concentration from the bottom portion to the top portion. A silicide layer is then formed on this multi-layered silicon, typically by depositing a refractory metal and reacting it with the silicon. The multi-layered silicon is typically polysilicon as deposited, but may include one or more amorphous silicon sub-layers. The sub-layering produces interfaces, which provides for stress accommodation. In addition, the sub-layers may optionally have differing grain sizes or textures.
FIG. 1 shows a cross-section of a typical integrated circuit portion comprising the polycide structure.
FIG. 2 shows the periodic change in polysilicon deposition rate as a function of time.
FIG. 3 shows the reduction in dopant concentration of the polysilicon sub-layers.
FIG. 4 shows the polysilicon sub-layers and a silicide layer thereon.
The present detailed description relates to an improved method of forming a semiconductor device comprising a doped polysilicon/silicide layered conductor. Referring to FIG. 2, the rate of depositing the polysilicon conductor layer is varied as a function of time. In the illustrative case, two periodic cycles are shown, producing four sub-layers of deposited polysilicon. However, the number of cycles, and hence number of sub-layers, may be any desired number. The deposition sequence typically begins with a low deposition rate (DL), followed by a high deposition rate (DH), which comprises the first cycle. The sequence continues with additional cycles. Although the low deposition rate portion of each cycle are shown as the same in FIG. 2, these values may in fact change from cycle to cycle. Similarly, the high deposition rate portion may change from cycle to cycle. The deposition rate differences are typically produced by changing either the pressure or the gas flow rates, or both, during the deposition process. Other factors, including the temperature, may also be used to change the deposition rate if desired. The result of these changes during deposition is sub-layering of the deposited silicon, also referred to as "multi-layering" herein, wherein interfaces are produced between adjacent sub-layers. This sub-layering provides for stress accommodation within the polysilicon layer, allowing for improved silicide formation. Other beneficial effects may accrue, including reduced channelling of ion-implanted species through the polysilicon layer.
In addition to providing cyclical changes in the deposition rate, the present invention provides for reducing the dopant concentration of the deposited polysilicon for subsequently-deposited sub-layers. That is, referring to FIG. 3, the dopant concentration for the first sub-layer is highest, with the concentration decreasing for sub-layers 2, 3, and 4. We have found that this desirably provides for improved interfacial properties, by providing the most lightly doped (or undoped) sub-layer in contact with the silicide layer that is formed on top of the deposited polysilicon. In addition, the relatively high doping level in the first-deposited (i.e., lower) sub-layers provides for adequate doping to produce low resistivity in the final polysilicon layer. In general, the dopant concentration may decrease in a variety of monotonic sequences. For example, the concentration may remain the same for two (or more) adjacent sub-layers, and decrease thereafter. Furthermore, one or more of the topmost sub-layers may be formed entirely without dopant (i.e., undoped). Various high-temperature processing steps subsequent to the deposition of the doped polysilicon sub-layers (including the step of forming the silicide layer) may serve to re-distribute the dopant in the polysilicon layer, so that the final distribution is typically more uniform than that as deposited.
As a final step, the silicide layer is formed on the deposited polysilicon layer. The may be accomplished by depositing a refractory metal (e.g., titanium or tungsten) directly onto the deposited polysilicon, and reacting it with the underlying polysilicon by heating to an elevated temperature to form the silicide. In that case, the top portion of the deposited polysilicon is consumed to form the silicide. Alternately, it is known to co-deposit a metal (e.g., tantalum, tungsten, or molybdenum) and polysilicon to produce the silicide layer. In that case, there may be no substantial consumption of the previously-deposited polysilicon. The resulting structure is shown diagrammatically in FIG. 4, wherein the first through fourth polysilicon sub-layers (41 . . . 44) are shown as deposited on the silicon dioxide layer 40. The silicide layer 45 is shown on top. Note that the interfaces are indicated by the lines 46, 47 and 48 between adjacent sub-layers. These interfaces form the boundary between sub-layers having either differing defect states, textures, or phase transitions. For example, adjacent sub-layers may have different degrees of crystallinity.
The above process will be more fully illustrated by means of the following Example.
Polysilicon was deposited by the low pressure chemical vapor deposition (LPCVD) technique onto a silicon dioxide gate dielectric layer on a silicon substrate. The deposition was accomplished by pyrolysis of silane (SiH4) at a temperature of 620 degrees C. The deposition rate was varied from a low rate (DL) of 10 angstroms per minute to a high rate (DH) of 100 angstroms per minute for a total of 4 half-cycles, as shown in FIG. 2. The deposition rate differences (Δ) were obtained by varying the pressure from 0.4 to 1.3 torr in the CVD reactor. A total polysilicon thickness of about 4500 angstroms (450 nanometers) was achieved. During deposition, the polysilicon was doped in situ by adding PH3 gas diluted by nitrogen carrier gas to the silane atmosphere. The dopant concentration was decreased as shown in FIG. 3, being in the range of 0.8 to 0.9 weight percent for the first (bottom) sub-layer, and decreasing to the range of 0.3 to 0 weight percent for the last (top) sub-layer. Next, a layer of titanium 700 to 1000 angstroms thick was deposited by sputtering. The silicide was then formed by rapid thermal annealing in a nitrogen atmosphere in two heating steps. In the first heating step, the structure was heated to 600 to 640 degrees C. for a period of 1 to 2 minutes. Then, the unreacted titanium was removed by etching. In the second heating step, the structure was heated to 800 to 900 degrees C. for 10 to 60 seconds. This achieved a low-resistivity disilicide phase approximately 800 to 1200 angstroms thick on top of a doped polysilicon layer approximately 4000 angstroms thick.
The integrity between the polysilicon and silicide layers was found to be very good over a number of samples, and the sheet resistance of the overall polycide structure remained at a low value of about 0 to 5 ohms per square, due mostly to the silicide layer. In addition, test on a number of samples showed that the threshold voltage of field effect transistors having this polycide gate structure were more constant as compared to those made by conventional techniques. This improved consistency is apparently due either to reduced spiking of the metal silicide into the polysilicon layer, or else the reduced stress within the polysilicon layer, which affects the work function associated with the polysilicon layer. To compare the stress characteristics of polysilicon layers made by the inventive technique with those made by the conventional technique (and with single-crystal silicon), X-ray diffraction studies were conducted. The peak profiles of the Si (220) and Si (311) lines were determined. It was found that the inventive structures had peaks that were intermediate between those for conventional polysilicon and single crystal silicon. Hence, the stress in the inventive structures was much less than that of conventional polysilicon.
The titanium silicide/polysilicon interfacial characteristics were also studied for structures made by the inventive technique. These were compared to conventional titanium silicide/polysilicon structures, where the polysilicon was deposited in one continuous layer (i.e., no sub-layers due to variations in the deposition conditions). The thicknesses of both types of structures were similar, being about 3800 angstroms (380 nanometers). In a first comparison, a spreading resistance profile of each type of structure was conducted. In a second comparison, a SIMS (Surface Imaging Mass Spectroscopy) concentration depth profiling of each type of structure was conducted. These techniques both gave an indication of the effective carrier concentration (of the phosphorus dopant) in the polysilicon as a function of depth in the structure. The comparisons showed that a more shallow and more uniform titanium silicide layer, having a much sharper silicide/polysilicon interface, was obtained by use of the inventive technique. In addition, the planarity of the structures made by the inventive technique was significantly improved as compared to those made by the conventional technique. This appears to be due to the reduction in stress resulting from the multiple sub-layers.
The foregoing results show that the polysilicon/silicide gate stack height can be reduced substantially, without losing silicide integrity, by using the inventive technique. In particular, the present technique is especially advantageous for allowing the polysilicon/silicide stack height to be reduced below 3500 angstroms (350 nanometers), which is below that obtainable by prior art techniques. The present technique even allows for stack heights of less than 2500 angstroms (250 nanometers), which may be desirable for sub-half micrometer devices. However, the inventive technique is also advantageous even at relatively large stack heights, as for reducing the above-noted channeling effect.
Although the deposited silicon of the present invention has been described above as "polysilicon", some or all of the sub-layers may be deposited in the form of amorphous silicon. The use of amorphous silicon has the otherwise known advantage of producing a relatively smooth surface, as compared to polysilicon. However, heating steps that are part of the normal IC production sequence subsequent to the deposition step will cause the nucleation and growth of silicon grains, thereby converting the amorphous silicon into polysilicon. Alternately or additionally, some of the deposited layers may be polysilicon that has different silicon grain sizes as compared to other layers. For example, it may be desirable to deposit smaller-grained polysilicon for the later-deposited (upper) sub-layers, as compared to the initially-deposited (lower) sub-layers, in order to obtain a smoother top surface for improved silicide formation. As is known in the art, the size of the silicon grains generally decreases at lower deposition temperature, and the deposited silicon becomes amorphous a deposition temperatures below about 570 degrees Centigrade.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4378628 *||Aug 27, 1981||Apr 5, 1983||Bell Telephone Laboratories, Incorporated||Cobalt silicide metallization for semiconductor integrated circuits|
|US4631804 *||Dec 10, 1984||Dec 30, 1986||At&T Bell Laboratories||Technique for reducing substrate warpage springback using a polysilicon subsurface strained layer|
|US4742020 *||Feb 1, 1985||May 3, 1988||American Telephone And Telegraph Company, At&T Bell Laboratories||Multilayering process for stress accommodation in deposited polysilicon|
|JPS62115776A *||Title not available|
|1||*||Wolf, S., et al., Silicon Processing for the VLSI Era Volume I Process Technology, Lattice Press, 1986, pp. 386 399, 175 180.|
|2||Wolf, S., et al., Silicon Processing for the VLSI Era Volume I-Process Technology, Lattice Press, 1986, pp. 386-399, 175-180.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5350698 *||May 3, 1993||Sep 27, 1994||United Microelectronics Corporation||Multilayer polysilicon gate self-align process for VLSI CMOS device|
|US5389576 *||Dec 28, 1992||Feb 14, 1995||Motorola, Inc.||Method of processing a polycide structure|
|US5422311 *||May 2, 1994||Jun 6, 1995||Hyundai Electronics Industries Co., Ltd.||Method for manufacturing a conductor layer in a semiconductor device|
|US5523259 *||Dec 5, 1994||Jun 4, 1996||At&T Corp.||Method of forming metal layers formed as a composite of sub-layers using Ti texture control layer|
|US5639689 *||Dec 28, 1994||Jun 17, 1997||Hyundai Electronics Industries Co., Ltd.||Method for fabricating storage electrode of semiconductor device|
|US5641708 *||Feb 13, 1995||Jun 24, 1997||Sgs-Thomson Microelectronics, Inc.||Method for fabricating conductive structures in integrated circuits|
|US5652156 *||Apr 10, 1995||Jul 29, 1997||Taiwan Semiconductor Manufacturing Company Ltd.||Layered polysilicon deposition method|
|US5712181 *||Nov 29, 1995||Jan 27, 1998||Lg Semicon Co., Ltd.||Method for the formation of polycide gate in semiconductor device|
|US5767004 *||Apr 22, 1996||Jun 16, 1998||Chartered Semiconductor Manufacturing, Ltd.||Method for forming a low impurity diffusion polysilicon layer|
|US5849629 *||Oct 31, 1995||Dec 15, 1998||International Business Machines Corporation||Method of forming a low stress polycide conductors on a semiconductor chip|
|US5851891 *||Apr 21, 1997||Dec 22, 1998||Advanced Micro Devices, Inc.||IGFET method of forming with silicide contact on ultra-thin gate|
|US5893747 *||Oct 7, 1996||Apr 13, 1999||Hyundai Electronics Industries Co., Ltd.||Method of manufacturing a polysilicon film of a semiconductor device|
|US5940725 *||Aug 14, 1997||Aug 17, 1999||International Business Machines Corporation||Semiconductor device with non-deposited barrier layer|
|US5940733 *||Jul 29, 1997||Aug 17, 1999||Applied Materials, Inc.||Method of making polysilicon/tungsten silicide multilayer composite on an integrated circuit structure|
|US5946599 *||Jul 24, 1997||Aug 31, 1999||Taiwan Semiconductor Manufacturing Company, Ltd.||Method of manufacturing a semiconductor IC device|
|US5976961 *||Jun 16, 1997||Nov 2, 1999||Hyundai Electronics Industries Co., Ltd.||Method of forming a polycide layer in a semiconductor device|
|US5981364 *||Dec 6, 1995||Nov 9, 1999||Advanced Micro Devices, Inc.||Method of forming a silicon gate to produce silicon devices with improved performance|
|US5981367 *||Oct 17, 1996||Nov 9, 1999||Micron Technology, Inc.||Method for making an access transistor|
|US6011289 *||Sep 16, 1998||Jan 4, 2000||Advanced Micro Devices, Inc.||Metal oxide stack for flash memory application|
|US6017819 *||Nov 14, 1997||Jan 25, 2000||Intel Corporation||Method for forming a polysilicon/amorphous silicon composite gate electrode|
|US6020610 *||Oct 7, 1997||Feb 1, 2000||Mitsubishi Denki Kabushiki Kaisha||Semiconductor device and method of manufacturing the same|
|US6043142 *||Dec 4, 1997||Mar 28, 2000||Hitachi, Ltd.||Semiconductor apparatus having conductive thin films and manufacturing apparatus therefor|
|US6098304 *||Jul 26, 1996||Aug 8, 2000||Advanced Micro Devices, Inc.||Apparatus for reducing delamination within a polycide structure|
|US6118140 *||Nov 14, 1996||Sep 12, 2000||Hitachi, Ltd.||Semiconductor apparatus having conductive thin films|
|US6140187 *||Dec 2, 1998||Oct 31, 2000||Lucent Technologies Inc.||Process for forming metal oxide semiconductors including an in situ furnace gate stack with varying silicon nitride deposition rate|
|US6160301 *||Jun 18, 1999||Dec 12, 2000||Micron Technology, Inc.||Gate structure|
|US6162711 *||Jan 15, 1999||Dec 19, 2000||Lucent Technologies, Inc.||In-situ boron doped polysilicon with dual layer and dual grain structure for use in integrated circuits manufacturing|
|US6259144||Apr 26, 2000||Jul 10, 2001||Micron Technology, Inc.||Electronic memory structure|
|US6261705||Jun 3, 1998||Jul 17, 2001||Nec Corporation||Poly-si film and a semiconductor device wherein the poly-si film is applied|
|US6294807||Feb 26, 1999||Sep 25, 2001||Agere Systems Guardian Corp.||Semiconductor device structure including a tantalum pentoxide layer sandwiched between silicon nitride layers|
|US6313021||Oct 12, 1999||Nov 6, 2001||Agere Systems Guardian Corp.||PMOS device having a layered silicon gate for improved silicide integrity and enhanced boron penetration resistance|
|US6335280 *||Jan 13, 1997||Jan 1, 2002||Asm America, Inc.||Tungsten silicide deposition process|
|US6365497||Jul 31, 2000||Apr 2, 2002||Micron Technology, Inc.||Method for making an I - shaped access transistor having a silicide envelop|
|US6406952 *||Jul 29, 1997||Jun 18, 2002||Agere Systems Guardian Corp.||Process for device fabrication|
|US6440829||Dec 30, 1998||Aug 27, 2002||Agere Systems Guardian Corp.||N-profile engineering at the poly/gate oxide and gate oxide/SI interfaces through NH3 annealing of a layered poly/amorphous-silicon structure|
|US6468845||Mar 28, 2000||Oct 22, 2002||Hitachi, Ltd.||Semiconductor apparatus having conductive thin films and manufacturing apparatus therefor|
|US6482694||Jun 11, 2001||Nov 19, 2002||Agere Systems, Inc.||Semiconductor device structure including a tantalum pentoxide layer sandwiched between silicon nitride layers|
|US6566181||Feb 26, 1999||May 20, 2003||Agere Systems Inc.||Process for the fabrication of dual gate structures for CMOS devices|
|US6605521||Oct 8, 2002||Aug 12, 2003||Kabushiki Kaisha Toshiba||Method of forming an oxide film on a gate side wall of a gate structure|
|US6624057||Jan 15, 2002||Sep 23, 2003||Micron Technology, Inc.||Method for making an access transistor|
|US6693022 *||Aug 23, 2002||Feb 17, 2004||Infineon Technologies Ag||CVD method of producing in situ-doped polysilicon layers and polysilicon layered structures|
|US6703672||Aug 25, 1997||Mar 9, 2004||Intel Corporation||Polysilicon/amorphous silicon composite gate electrode|
|US6974773 *||Jan 16, 2001||Dec 13, 2005||Micron Technology, Inc.||High pressure anneals of integrated circuit structures|
|US7091520||Oct 7, 2002||Aug 15, 2006||Renesas Technology Corp.||Method of manufacturing semiconductor device having conductive thin films|
|US7385222 *||Dec 22, 2004||Jun 10, 2008||Micron Technology, Inc.||Thin film transistors and semiconductor constructions|
|US7442593||Jul 6, 2006||Oct 28, 2008||Renesas Technology Corp.||Method of manufacturing semiconductor device having conductive thin films|
|US7452760||Dec 21, 2006||Nov 18, 2008||Micron Technology, Inc.||Thin film transistors and semiconductor constructions|
|US7566907||Jun 9, 2008||Jul 28, 2009||Micron Technology, Inc.||Thin film transistors and semiconductor constructions|
|US7825414||Oct 24, 2008||Nov 2, 2010||Micron Technology, Inc.||Method of forming a thin film transistor|
|US8124515 *||May 20, 2009||Feb 28, 2012||Globalfoundries Inc.||Gate etch optimization through silicon dopant profile change|
|US8277556||Jun 5, 2009||Oct 2, 2012||W. R. Grace & Co.-Conn.||Articles made from cementitious foam and slurry|
|US20010016417 *||Jan 16, 2001||Aug 23, 2001||Micron Technology, Inc.||High pressure anneals of integrated circuit structures|
|US20030032264 *||Oct 7, 2002||Feb 13, 2003||Takashi Nakajima||Method of manufacturing semiconductor device having conductive thin films|
|US20050136633 *||Dec 18, 2003||Jun 23, 2005||Taylor William J.Jr.||Blocking layer for silicide uniformity in a semiconductor transistor|
|US20050156240 *||Dec 22, 2004||Jul 21, 2005||Sandhu Gurtej S.||Thin film transistors and semiconductor constructions|
|US20060252186 *||Jul 6, 2006||Nov 9, 2006||Takashi Nakajima||Method of manufacturing semiconductor device having conductive thin films|
|US20070102705 *||Dec 21, 2006||May 10, 2007||Sandhu Gurtej S||Thin film transistors and semiconductor constructions|
|US20080122007 *||Jun 19, 2007||May 29, 2008||Fujitsu Limited||Semiconductor device and fabrication process thereof|
|US20080237601 *||Jun 9, 2008||Oct 2, 2008||Sandhu Gurtej S||Transistors and semiconductor constructions|
|US20090047776 *||Oct 24, 2008||Feb 19, 2009||Micron Technology, Inc.||Method of Forming a Thin Film Transistor|
|US20090302322 *||Jun 26, 2009||Dec 10, 2009||Micron Technology, Inc.||Method of Forming a Thin Film Transistor|
|US20100295103 *||May 20, 2009||Nov 25, 2010||Globalfoundries Inc.||Gate etch optimization through silicon dopant profile change|
|US20100310846 *||Jun 5, 2009||Dec 9, 2010||Berke Neal S||Cementitious foams and foam slurries|
|EP0772231A3 *||Oct 21, 1996||Sep 30, 1998||International Business Machines Corporation||A method of forming a low stress polycide conductors on a semiconductor chip|
|WO2011139466A1||Apr 6, 2011||Nov 10, 2011||W.R. Grace & Co.-Conn.||Waterproofing membrane|
|U.S. Classification||438/592, 257/E21.199, 438/657, 438/684, 438/761|
|International Classification||H01L21/336, H01L29/78, H01L21/28|
|Aug 26, 1991||AS||Assignment|
Owner name: AMERICAN TELEPHONE AND TELEGRAPH COMPANY, A CORP.
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:CHITTIPEDDI, SAILESH;ROY, PRADIP K.;VELAGA, ANKINEEDU;REEL/FRAME:005821/0869
Effective date: 19910822
|Feb 26, 1996||FPAY||Fee payment|
Year of fee payment: 4
|Feb 28, 2000||FPAY||Fee payment|
Year of fee payment: 8
|Apr 5, 2001||AS||Assignment|
Owner name: CHASE MANHATTAN BANK, AS ADMINISTRATIVE AGENT, THE
Free format text: CONDITIONAL ASSIGNMENT OF AND SECURITY INTEREST IN PATENT RIGHTS;ASSIGNOR:AGERE SYSTEMS GUARDIAN CORP. (DE CORPORATION);REEL/FRAME:011667/0148
Effective date: 20010402
|May 18, 2001||AS||Assignment|
Owner name: AGERE SYSTEMS GUARDIAN CORP., FLORIDA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LUCENT TECHNOLOGIES INC.;REEL/FRAME:011796/0615
Effective date: 20010131
|Oct 22, 2002||AS||Assignment|
Owner name: AGERE SYSTEMS GUARDIAN CORP., FLORIDA
Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS;ASSIGNOR:JPMORGAN CHASE BANK (F/K/A THE CHASE MANHATTAN BANK);REEL/FRAME:013372/0662
Effective date: 20020930
|Mar 11, 2004||FPAY||Fee payment|
Year of fee payment: 12
|Oct 29, 2008||AS||Assignment|
Owner name: AGERE SYSTEMS INC., PENNSYLVANIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AGERE SYSTEMS GUARDIAN CORP.;REEL/FRAME:021744/0740
Effective date: 20020829