|Publication number||US5152869 A|
|Application number||US 07/627,568|
|Publication date||Oct 6, 1992|
|Filing date||Dec 11, 1990|
|Priority date||Jul 15, 1986|
|Also published as||DE3772900D1, EP0256568A2, EP0256568A3, EP0256568B1|
|Publication number||07627568, 627568, US 5152869 A, US 5152869A, US-A-5152869, US5152869 A, US5152869A|
|Inventors||Giampiero Ferraris, Antonio Tersalvi|
|Original Assignee||Siemens Telecommunicazioni S.P.A.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (7), Non-Patent Citations (9), Referenced by (23), Classifications (17), Legal Events (5)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This is a continuation-in-part of U.S. Pat. Ser. No. 07/064,147 filed Jun. 18, 1987, now abandoned.
1. Field of the Invention
The present invention relates to a process for obtaining thin-layer passive circuits with resistive lines of different layer resistances as well as the passive circuit made by such a process.
2. Description of the Prior Art
There is a known need for producing on the same substrate of a passive thing-layer circuit two different types of resistive lines having different layer resistances.
Recent techniques teach producing resistive lines having greater and lesser resistivity by superimposing on the thin layers an additional layer of a second material having less resistivity.
In accordance with a first known technique the material with greater resistivity is a ceramic-metal alloy (CERMET) and the material with less resistivity is a nickel-chromium alloy.
In accordance with another known technique the material with less resistivity is a titanium-palladium alloy and the material with greater resistivity is tantalium nitride (Ta2 N).
An example of the last-mentioned technique is described in the article entitled: "A NEW MULTIPLE SHEET RESISTANCE TECHNOLOGY FOR THIN FILM CIRCUITS", by David Norwood, Proceedings of the 1985 International Symposium on Microelectronics--Anaheim, Calif., U.S.A. 11-14 Nov. 1985, pp. 281-286.
This article teaches a variant, applied to the standard process of Ta2 N thin film resistor manufacturing, consisting of an additional photoprocessing step to obtain lower value resistors from titanium and palladium layers (TiPd resistors); e.g. in line 2 of abstract, and in column 2 of page 282.
The main drawback of this process, as is explicitly admitted in the article, is that the manufactured TiPd resistors exhibit, within the range of utilization, an excessively high temperature coefficient (TCR) and poor temperature stability of the TCR, as shown in FIGS. 8 and 9, on page 285 thereof. The temperature sensitivity of the TiPd low value resistors is mainly due to the palladium layer, as this element has a TCR of 3770 PPM per degree Celsius (PPM/°C.) in its elemental forms; however the Ti and Ta2 N underlayers reduce the TCR to some extent.
This higher TCR appears to be the limiting factor in using this process.
A second drawback of Norwood's process is that the TiPd resistors obtained have a positive TCR while the Ta2 N resistors have a negative TCR; consequently the temperature variation amplifies the value of the resistive gap between the two types of resistor.
Both of the above described prior art techniques have the drawback of requiring very complicated, long and costly production processes. In particular, they require a photoengraving step after deposit of the first material.
The object of the present invention is to provide a passive thin-layer circuit with resistive lines having different layer resistances by a simpler, more rapid and economical process more profitable than processes in accordance with prior art techniques.
In accordance with the present invention a process is described that uses for the greater resistivity lower layers, tantalium treated with a first dopant and for the lesser resistivity upper layers, titanium treated with a second dopant.
In this manner two materials compatible with titanium can be superimposed and then, being doped differently, subjected to selective chemical etching to accomplish, depending on the case, single-layer resistive lines having greater resistance and double-layer resistive lines having less resistance.
Another aspect of the process in accordance with the present invention is that on the titanium layer is superimposed by a thin layer of palladium which acts as a barrier against spreading of the titanium into the conductive layers subsequently superimposed.
In this manner the titanium can act as an adhesive layer for the conductive layers without giving rise to undesired spreading problems.
In accordance with another aspect of the invention, the process in accordance with the present invention eliminates the aforementioned resistor manufacturing drawbacks. In accordance with the present invention, TiN is utilized as a lower resistivity-value layer, allowing selective chemical etching of the Palladium which is the main cause of TCR problems.
In accordance with a further aspect of the invention, another advantage related to the use of TiN is that it has a negative TCR value of about -150 PPM/°C. and therefore of the same sign as that of the Ta-O-N TCR value, which is about -390 PPM/°C. Consequently the resistors, both of higher and lower value, manufactured with the process in accordance with the present invention, exhibit a lower TCR value that is also very stable with temperature.
The details of the process in accordance with the present invention are described with reference to the drawings wherein:
As shown in FIG. 1 on an insulating substrate 1 (aluminum, quartz, glass) is initially deposited by cathodic pulverization in a vacuum a layer of tantalium 2 doped with nitrogen and oxygen (i.e. tantalium oxynitride Ta-O-N) having a resistivity of 350-450 μohm.cm and a thickness of approximately 300Å.
As shown in FIG. 2, in the same vacuum cycle is then superimposed by cathodic pulverization in a vacuum a layer of titanium 3 doped with nitrogen (i.e. titanium nitride TiN) having a resistivity of 200-250 μohm.cm and a thickness of approximately 1000Å.
As shown in FIG. 3, in the same vacuum cycle again is also superimposed by cathodic pulverization in a vacuum a layer of palladium 4 with the function of a barrier against spreading in relation to the underlying layer of titanium 3.
As shown in FIG. 4, on the structure thus formed is superimposed a thick layer of photoresist 5 in which for exposing and developing are subsequently made windows 6 at the zones designed to receive the conductors, as shown in FIG. 5.
As shown in FIG. 6, after washing of the areas of the windows 6 and drying of the photoresist 5 in an oven in the above-described areas, gold is electrodeposited so as to form conducting lines 7.
Referring to FIG. 7, the layer of photoresist 5 is then removed to allow subsequent removal by chemical etching of the palladium 4, titanium nitride 3 and tantalium oxynitride 2 from the areas which are not protected by the conducting lines 7. This can be seen with reference also to FIG. 8.
The structure thus obtained, can be seen with reference to FIG. 9, is completely covered with a thick layer of photoresist 8, in which by exposing and developing are then created windows 3, as shown in FIG. 10, to uncover the zones of the conductors 7 which are to be etched chemically to obtain the resistive lines having greater resistivity.
This operation is subsequently performed by selective chemical etching of the layers of gold 7, palladium 4 and titanium 3 in the uncovered areas while the underlying layer of tantalium 2 being doped differently resists the etching and thus forms resistive lines 10 with resistivity of between 350 and 450 μohm.cm and thickness of approximately 300Å. The foregoing is illustrated at FIG. 11.
The residual layer of photoresist 8 is removed, as shown by FIG. 12, and replaced with a new thick layer of photoresist 11, as shown by FIG. 13, in which are created by exposition and development windows 12, shown with reference to FIG. 14 which coincide with the areas intended for formation of the resistive lines of less resistivity.
In these areas selective chemical etching removes the layers of gold 7 and palladium 4 leaving unchanged the superimposed layers of titanium 3 and tantalium 2 which form resistive lines 13 having resistivity between 200 and 250 μohm.cm and thickness of approximately 1000Å. This is illustrated at FIG. 15.
The photoresist 11 is subsequently removed so as to uncover the final structure shown in FIGS. 16 and 17, i.e. a passive circuit consisting of an insulating substrate 1, and conducting line 7 and resistive lines 10 and 13 which have greater and lesser resistance respectively.
The circuit is finally subjected to cleaning and stabilization of the resistors 10 and 13 by oxidation of the layers at 300-340° C. in a circulating air oven.
The principal benefits of the process in accordance with the present invention and of the circuit produced thereby can be summarized as follows: (1) the titanium and the tantalium are compatible materials which can remain in contact and being doped differently are also selective in relation to chemical etching so as to allow removal when and where desired of only the titanium for formation of the resistive lines having greater resistance, (2) the titanium acts as an adhesive layer between the two resistive layers and the superimposed conductive layer and at the same time the palladium acts as a barrier to prevent spreading of the titanium into the gold of the conductors, (3) the various resistive layers are deposited by cathodic pulverization in a single vacuum cycle and the speed of the basic metallization is therefore very high, and (4) the process is generally very simple and rapid and in particular to two resistive layers are obtained by the addition of a single photoengraving step to the standard cycle used for obtaining passive thin layer circuits by nitride and tantalium technology. This means the materials and equipment already available can be used more efficiently.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3423821 *||Mar 9, 1966||Jan 28, 1969||Hitachi Ltd||Method of producing thin film integrated circuits|
|US4112196 *||Jan 24, 1977||Sep 5, 1978||National Micronetics, Inc.||Beam lead arrangement for microelectronic devices|
|US4226932 *||Jul 5, 1979||Oct 7, 1980||Gte Automatic Electric Laboratories Incorporated||Titanium nitride as one layer of a multi-layered coating intended to be etched|
|US4743953 *||Aug 6, 1986||May 10, 1988||Fujitsu Limited||Random access memory cell with MIS capacitor having insulator of oxide of doped metal|
|US4801469 *||Aug 7, 1986||Jan 31, 1989||The United States Of America As Represented By The Department Of Energy||Process for obtaining multiple sheet resistances for thin film hybrid microcircuit resistors|
|DE3200983A1 *||Jan 14, 1982||Jul 21, 1983||Siemens Ag||Electrical network|
|EP0256568A2 *||Jun 19, 1987||Feb 24, 1988||Siemens Telecomunicazioni S.P.A.||Process for obtaining thin-film circuits and passive circuit made by said process|
|1||*||European Search Report EP 87 20 1179.|
|2||Misiano et al., "Etch Sputtering for Realization of I.C. and M.I.C. with . . . Resistors", pp. 183-187.|
|3||*||Misiano et al., Etch Sputtering for Realization of I.C. and M.I.C. with . . . Resistors , pp. 183 187.|
|4||*||Navy Technical Disclosure Bulletin, vol. 8, No. 4, Jun. 1983, pp. 83 86, Washington, US; H. Morris: A Dual Resistivity Thin Film Hybrid Microcircuit .|
|5||Navy Technical Disclosure Bulletin, vol. 8, No. 4, Jun. 1983, pp. 83-86, Washington, US; H. Morris: "A Dual Resistivity Thin Film Hybrid Microcircuit".|
|6||Norwood, "A New Multiple Sheet Resistance Technology for Thin Film Circuits", Sandia National Lab., pp. 281-286.|
|7||*||Norwood, A New Multiple Sheet Resistance Technology for Thin Film Circuits , Sandia National Lab., pp. 281 286.|
|8||*||Patent Abstracts of Japan, vol. 5, No. 34 (E 48) (706) 4th Mar. 1981; and JP A 55 162 254 (Nippon Denki K.K.) Dec. 17, 1980.|
|9||Patent Abstracts of Japan, vol. 5, No. 34 (E-48) (706) 4th Mar. 1981; and JP-A-55 162 254 (Nippon Denki K.K.) Dec. 17, 1980.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5288951 *||Oct 30, 1992||Feb 22, 1994||At&T Bell Laboratories||Copper-based metallizations for hybrid integrated circuits|
|US5310965 *||Aug 28, 1992||May 10, 1994||Nec Corporation||Multi-level wiring structure having an organic interlayer insulating film|
|US5352331 *||Dec 7, 1993||Oct 4, 1994||Trw Inc.||Cermet etch technique for integrated circuits|
|US5882999 *||Aug 5, 1996||Mar 16, 1999||International Business Machines Corporation||Process for metallization of an insulation layer|
|US6475400||Feb 26, 2001||Nov 5, 2002||Trw Inc.||Method for controlling the sheet resistance of thin film resistors|
|US6498385||Sep 1, 1999||Dec 24, 2002||International Business Machines Corporation||Post-fuse blow corrosion prevention structure for copper fuses|
|US6746947||Sep 25, 2002||Jun 8, 2004||International Business Machines Corporation||Post-fuse blow corrosion prevention structure for copper fuses|
|US7617591 *||Nov 17, 2009||Sung-Ling Su||Method for fabricating embedded thin film resistors of printed circuit board|
|US8400257||Aug 24, 2010||Mar 19, 2013||Stmicroelectronics Pte Ltd||Via-less thin film resistor with a dielectric cap|
|US8436426 *||Aug 24, 2010||May 7, 2013||Stmicroelectronics Pte Ltd.||Multi-layer via-less thin film resistor|
|US8493171||Jul 3, 2012||Jul 23, 2013||Stmicroelectronics, Inc.||Dual thin film precision resistance trimming|
|US8659085||Aug 24, 2010||Feb 25, 2014||Stmicroelectronics Pte Ltd.||Lateral connection for a via-less thin film resistor|
|US8809861||Dec 29, 2010||Aug 19, 2014||Stmicroelectronics Pte Ltd.||Thin film metal-dielectric-metal transistor|
|US8885390||Jan 8, 2014||Nov 11, 2014||Stmicroelectronics Pte Ltd||Resistor thin film MTP memory|
|US8927909||Oct 11, 2010||Jan 6, 2015||Stmicroelectronics, Inc.||Closed loop temperature controlled circuit to improve device stability|
|US8981527 *||Aug 23, 2011||Mar 17, 2015||United Microelectronics Corp.||Resistor and manufacturing method thereof|
|US9140735||May 3, 2013||Sep 22, 2015||Infineon Technologies Ag||Integration of current measurement in wiring structure of an electronic circuit|
|US9159413||Dec 29, 2010||Oct 13, 2015||Stmicroelectronics Pte Ltd.||Thermo programmable resistor based ROM|
|US9165853||Dec 30, 2014||Oct 20, 2015||Stmicroelectronics Asia Pacific Pte. Ltd.||Closed loop temperature controlled circuit to improve device stability|
|US20070124918 *||Jan 31, 2007||Jun 7, 2007||Sung-Ling Su||Method For Fabricating Embedded Thin Film Resistors Of Printed Circuit Board|
|US20090297841 *||Jan 13, 2009||Dec 3, 2009||Hitachi Cable, Ltd.||Composite material with electric contact layer, and method of making the same|
|US20120049324 *||Aug 24, 2010||Mar 1, 2012||Stmicroelectronics Asia Pacific Pte, Ltd.||Multi-layer via-less thin film resistor|
|US20130049168 *||Feb 28, 2013||Jie-Ning Yang||Resistor and manufacturing method thereof|
|U.S. Classification||216/16, 29/620, 29/610.1, 216/48, 257/E21.535|
|International Classification||H01L27/04, H01L21/3205, H01L27/01, H01L21/70, H01L21/822, H05K1/16, H01L23/52, H01C7/18|
|Cooperative Classification||Y10T29/49099, H01L21/707, Y10T29/49082|
|Mar 14, 1991||AS||Assignment|
Owner name: SIEMENS TELECOMMUNICAZIONI S.P.A., MILAN, ITALY A
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:FERRARIS, GIAMPIERO;TERSALVI, ANTONIO;REEL/FRAME:005651/0441;SIGNING DATES FROM 19910214 TO 19910301
|Mar 29, 1996||FPAY||Fee payment|
Year of fee payment: 4
|May 2, 2000||REMI||Maintenance fee reminder mailed|
|Oct 8, 2000||LAPS||Lapse for failure to pay maintenance fees|
|Dec 12, 2000||FP||Expired due to failure to pay maintenance fee|
Effective date: 20001006