|Publication number||US5208124 A|
|Application number||US 07/671,567|
|Publication date||May 4, 1993|
|Filing date||Mar 19, 1991|
|Priority date||Mar 19, 1991|
|Publication number||07671567, 671567, US 5208124 A, US 5208124A, US-A-5208124, US5208124 A, US5208124A|
|Inventors||Frederik Sporon-Fiedler, Nader Shamma, Edward Lin|
|Original Assignee||Hewlett-Packard Company|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (2), Non-Patent Citations (4), Referenced by (93), Classifications (11), Legal Events (7)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This invention relates to photolithography and, in particular, to mask pattern generation for projection photolithography.
In photolithography, a light-opaque pattern imprinted on a mask or reticle is interposed between a radiation source and a photosensitive resist (photoresist) layer on a semiconductor wafer. Typically, the radiation source is a mercury lamp. If the photoresist polarity is positive, the unshaded or exposed portions of the photoresist are easily dissolved or otherwise removed in a subsequent development step. The unexposed portions of the positive photoresist remain polymerized and will not be removed during the development step.
If a negative photoresist is used, the exposed photoresist becomes polymerized and, hence, resistant to developer solutions, while the unexposed negative photoresist is easily dissolved by the developer solution.
After the photoresist is dissolved and removed, the resulting wafer uses the remaining patterned photoresist layer as a protective layer to, for example, block the deposition of dopants or to prevent etching of one or more layers underlying the remaining photoresist.
One type of projection photolithographic process uses a mask (containing the entire wafer pattern) which is spaced close to (e.g., 5 microns) the wafer. In this process, no lens system is required to focus the mask image onto the water surface.
Another type of projection photolithographic process uses a mask spaced away from the wafer, wherein a lens system interposed between the mask and wafer is used to focus the pattern of the mask onto the entire wafer.
An improved type of projection photolithographic process uses a reticle, which contains a pattern for a single die or a relatively small portion of the wafer. This process uses a stepper, wherein the reticle is mounted typically 50 centimeters to 1 meter from the wafer, and a lens system focuses the reticle pattern on a small portion of the wafer to expose the photoresist. The wafer is then slightly shifted relative to the reticle image, and the exposure process is repeated until substantially the entire wafer has been exposed by the same reticle in a repeated pattern.
As is well known, a major limiting factor in image resolution when using any of the above-described projection photolithographic processes is the diffraction of light, wherein light is bent around the mask or reticle pattern. Due to diffraction, the mask or reticle pattern is slightly distorted when the pattern image is projected onto the wafer surface.
Applicants have discovered that, with conventional projection photolithographic methods using conventional masks and reticles, line widths of lines within a dense pattern of lines formed on a wafer surface are narrower than line widths of isolated lines, even though all line widths on the mask or reticle are identical. Such is the case where a positive photoresist is used and the opaque portions of the mask or reticle correspond to the lines and other features to be formed on the wafer surface. Where a negative photoresist is used, causing the clear portions of the mask or reticle to correspond to the lines and other features formed on the water surface, the effect would be opposite.
Thus, the resulting wafer contains feature sizes that are dependent upon whether a feature is isolated or within a dense pattern. This results in unpredicted feature sizes. One skilled in the art of integrated circuit design will be aware of the various problems which may result from unpredicted feature sizes, such as differing electrical characteristics between the formed conductive lines where the lines were designed to have identical electrical characteristics.
The reason for this discrepancy in line widths of lines within a dense pattern and isolated lines is illustrated in FIGS. 1-3. It is to be noted that this discrepancy exists with all geometric shapes and not just lines.
FIGS. 1 and 2 illustrate a simple metalization process.
Initially, wafer 10, shown in FIG. 1b, has formed over its surface an unpatterned layer of silicon dioxide 12. Metal layer 14, typically aluminum, is then deposited on the surface of wafer 10 using conventional techniques. A layer of positive photoresist is then spun onto the surface of the wafer to completely coat the surface of the wafer. Using well-known techniques, the wafer surface is then selectively exposed to radiation through a reticle.
FIG. 1a shows a reticle pattern represented by light blocking portions 16 and 18, which block light generated by a well-known type of lamp used to expose photoresist. Downward arrows represent partially coherent radiation 20 from the lamp. Lens 22 focuses the image of the reticle onto the surface of wafer 10. The X axis of the graph in FIG. 1a represents the distance along the wafer 10 surface, and the Y axis of the graph represents the resulting light intensity on the wafer 10 surface.
As seen by the intensity of light impinging upon the wafer surface, a certain low level of light intensity exists under light blocking portions 16 and 18 due to the diffraction of light, whereby the light waves traveling in straight paths bend around light blocking portions 16 and 18. Thus, additional area of the photoresist is exposed to light due to the diffraction of light. Further, it is seen at the edges of the shaded areas on the surface of wafer 10 that the light waves from radiation 20 have constructively and destructively interfered with one another as a result of the diffraction of light. Hence, where the light intensity is increased due to constructive interference, the photoresist will be even more exposed. The extent of these edge effects is a function of light coherency, numerical aperture of the lens used, and other factors, as discussed in the publications: "Optical Projection Printing," by J. D. Cuthbert, Solid State Technology, Aug. 71; and, "Optical Imaging for Microfabrication," by J. H. Bruning, Journal of Vacuum Science Technology, 17(5), Sept./Oct. 80; both incorporated herein by reference.
It is assumed for purposes of illustration that any photoresist exposed to light above a threshold intensity level LTH will be dissolved away during development of the photoresist. In actuality, this distinction between exposed and unexposed photoresist is not as precisely defined. This threshold light intensity level is represented on the Y axis of FIG. 1a by LTH.
FIG. 1b shows wafer 10 after being sufficiently exposed to the light pattern and after the exposed photoresist has been removed. Photoresist portions 24 remain. In this example, the width of photoresist portions 24 is 0.74 microns.
Shown in FIG. 1c, exposed metal layer 14 is anisotropically etched, using well-known techniques, and photoresist portions 24 are removed with a photoresist stripper. The remaining oxide 12 may then be removed if desired.
Thus, what remains is a metal pattern shown in FIG. 1c, comprising parallel metal lines 26 and 28, whose geometries are dictated by the geometries of light blocking portions 16 and 18 and by the spaces between the light blocking portions. The width of light blocking portions 16 and 18 corresponds to metal line widths of 0.74 microns in FIG. 1c. In the example of FIG. 1c, the pitch or distance between the centers of metal lines 26 and 28 is three microns.
In the example of FIG. 1, the pitch of three microns for parallel metal lines 26 and 28 results in an isolated pattern of lines, since the diffraction effect from light blocking portion 16 does not influence the shape of metal line 28, and the diffraction effect from light blocking 18 does not influence the shape of metal line 26.
FIG. 2b shows a dense pattern of metal lines, wherein the pitch between metal lines 30, 31, and 32 is 1.5 microns. As will be seen in the example of FIG. 2, the resulting widths of metal lines 30, 31, and 32 are less than 0.74 microns, even though the widths of light blocking portions 40-42 of the reticle shown in FIG. 2a are identical to the widths of light blocking portions 16 and 18 in FIG. 1a. This is because light blocking portions 40-42 are situated sufficiently close to one another such that the diffraction effects from light blocking portions 40 and 42 cause a greater area of photoresist under center light blocking portion 41 to be exposed above the threshold intensity LTH. Also, the diffraction effects from light blocking portion 41 cause a greater area of photoresist under light blocking portions 40 and 42 to be exposed above LTH.
As seen, metal line 31 is narrower than metal lines 30 and 32, since the line width of metal line 31 is reduced on both sides by the diffraction effects of light blocking portions 40 and 42.
The above-described process is merely illustrative of the effect of the diffraction of light inherent in a projection-type photolithographic process. The drawbacks of prior art photolithographic processes stemming from the diffraction effect are in no way limited to the above-described specific process used to form a metalization pattern.
Shown in FIG. 3a is a top view of a simple reticle pattern, wherein rectangles 50, 51, and 52 define opaque portions of the reticle, and portion 56 defines a clear portion. The pattern (highly magnified) transferred to the surface of a wafer is shown in FIG. 3b, where metal lines 50a, 51a, and 52a result from opaque portions 50, 51, and 52, respectively. For purposes of this example, the close proximity of opaque portions 50, 51, and 52 cause lines 50a, 51a, and 52a to be slightly narrowed, similar to that effect illustrated in FIGS. 2a and 2b. For this reason, the resulting pattern of lines 50a, 51a, and 52a is classified as a dense pattern of lines.
Also shown in FIG. 3a is opaque portion 58, which produces metal line 58a in FIG. 3b. Since, there is no influence from adjacent opaque portions, there is no narrowing effect on line 58a. For this reason, line 58a is classified as an isolated line.
Shown in FIG. 4 is a graph illustrating the difference in width between an isolated line (LWISO) of 0.7 microns and a line in a dense pattern of lines (LWDENSE) for a range of pitches, wherein the isolated line and the line in the dense pattern have identical line width geometries on the reticle. This difference in line width stems from what is termed the proximity effect. As seen from FIG. 4, this proximity effect becomes significantly pronounced for pitches less than two microns for line widths of approximately 0.7 microns. For example, at a pitch of 1.5 microns, the isolated line width is 0.7 microns, while the line width in a dense pattern is approximately 0.67 microns. As the state of the art in this field progresses, line widths and pitches will be continually reduced, further compounding the disadvantageous effects of isolated lines being formed wider than lines in a dense pattern.
Thus, what is needed in the field of photolithography is a method to correct for this proximity effect so that a mask or reticle produces the intended pattern on the wafer.
In accordance with the invention, to compensate for the difference in line widths between isolated lines and lines in a dense pattern of lines, the mask or reticle pattern itself is modified so that the exposed pattern on the wafer results in the desired pattern. This invention applies equally to all mask or reticle geometries, not just lines.
For example, using a positive photoresist and where the unexposed photoresist substantially defines conductive lines to be formed on the wafer, a reticle is modified in accordance with one embodiment of the invention so that the opaque portions of the reticle for forming isolated lines are made slightly narrower than the opaque portions for forming lines in the dense pattern of lines.
Due to the previously described proximity effect, a dense pattern of opaque portions on a reticle will form narrower line widths than an isolated pattern of opaque portions on the reticle Since the difference in line widths between isolated lines and lines in a dense pattern of lines has been compensated for in the mask or reticle pattern itself, the resulting isolated line widths on the wafer will be equal to the line widths of lines in a dense pattern on the wafer.
The mask or reticle pattern is modified in the preferred embodiment of the invention using a software program containing a series of logic steps. The program manipulates the mask or reticle data, which is then used to automatically fabricate the mask or reticle pattern using conventional mask fabricating equipment.
FIGS. 1a, 1b, 1c, 2a and 2b illustrate the difference in line widths of lines formed in a dense pattern of lines and isolated lines.
FIGS. 3a and 3b is a top view of a conventional reticle and the resulting wafer pattern formed with the conventional reticle.
FIG. 4 is a graph showing the difference in widths between isolated lines and lines within a dense pattern of lines for a range of pitches.
FIGS. 5a, 5b and 5c illustrates a reticle pattern which is modified in accordance with the present invention to compensate for the proximity effect.
FIGS. 6 and 7 illustrate other examples of modified reticle patterns in accordance with the present invention.
FIG. 8 illustrates a flow chart of the preferred embodiment of the invention.
FIGS. 9a, 9b, 9c, 9d, 9e, 9f, 9g, 9h, 9i and 9j illustrates the various modifications made to an original reticle pattern as the process illustrated in FIG. 8 is carried out on the original reticle data.
In FIG. 5a, the clear portion of reticle 68 is shown as 70, and the opaque portions of reticle 68 are shown as rectangular portions 72, 74, 76, and 78. The reticle pattern defined by opaque portions 72, 74, and 76 is, for purposes of illustration, considered a dense pattern, and the reticle pattern defined by opaque portion 78 is considered an isolated portion.
As previously described, the resulting dense pattern of lines formed on a wafer surface will be narrowed in width due to the proximity effect, illustrated by the graph of FIG. 4, and the isolated lines will not be affected by the proximity effect. Without modification of the conventional reticle data, the resulting wafer pattern will resemble that shown in FIG. 3b.
To avoid the undesirable wafer pattern of FIG. 3b, the reticle data is modified to create the modified reticle pattern shown in FIG. 5b. The reticle pattern of FIG. 5b maintains the original dense pattern, comprising opaque portions 72a, 74a, and 76a, but has a modified isolated pattern, wherein the opaque portion 78a is made narrower than the corresponding portion 78 of FIG. 5a.
The amount portion 78a is made narrower than portion 78 is dependent upon the line width (or feature size) and pitch. For example, the graph of FIG. 4 may be used to determine the necessary narrowing of portion 78a where the line width of isolated lines formed on the wafer is 0.7 microns.
Using the modified reticle of FIG. 5b, the resulting exposed pattern on the surface of the wafer will resemble that shown in FIG. 5c, which is the desired pattern and that pattern which corresponds to the original reticle of FIG. 5a.
It will be understood by those of ordinary skill in the art after reading this disclosure that the same advantageous results of Applicants' below described process can be identically achieved by either widening opaque portions 72, 74, and 76, or narrowing opaque portion 78. Further, this invention applies to any geometry, not just lines.
It will be further understood by those of ordinary skill in the art that using a negative photoresist will cause the previously described proximity effect to have opposite consequences, since lines will be formed on a wafer where the photoresist is exposed. In such a case, the isolated lines on the wafer will be formed narrower than lines within a dense pattern of lines. Hence, the reticle data is to be adjusted as appropriate in light of the particular wafer fabrication process used.
For purposes of illustration and simplicity, the example of FIG. 5 and the more detailed process described below contemplate a positive photoresist be used in the line forming process, and where the unexposed portion of the photoresist corresponds to the formation of conductive lines on the surface of the wafer.
FIGS. 6 and 7 illustrate other general examples of reticle patterns modified in accordance with this invention.
In FIG. 6, it is seen that opaque portions 90-94 of reticle 95, which are considered to be isolated, are made narrower than opaque portions 96-100, which are considered to be part of a dense pattern and thus subject to the proximity effect. Due to the proximity effect inherent in projection photolithography, the resulting lines on a wafer formed with the reticle of FIG. 6 will have a uniform width along their entire length.
FIG. 7 illustrates a modified reticle pattern where three different lengths of opaque portions of reticle 102 are modified to compensate for the proximity effect. The larger width opaque portions 103, 104, and 105 are deemed to be part of a dense pattern and subject to the proximity effect. Opaque portion 104 has a length greater than that of opaque portions 103 and 105 and, thus, has a portion 106 of its length not affected by the proximity effect. Accordingly, isolated portion 106, extending from portion 104, is made narrower Opaque portion 107, also extending from portion 104, however, is subject to the proximity effect on only one side; thus, the width of portion 107 is only slightly reduced from that of portion 104. The identical environment surrounds opaque portion 108 and, thus, opaque portion 108 is only slightly reduced in width from opaque portion 103. As seen, a single opaque portion may have varying widths depending upon its environment.
The state of the art in creating a mask or a reticle is to first develop a desired electrical circuit using one of many well-known computer-aided design (CAD) programs. The mask designer then implements this circuit design using a different CAD program which enables the mask designer to form the desired circuit as P and N type diffused regions in a semiconductor wafer in combination with various layers of insulation, conductors, gates, and other structures which may be formed in an integrated circuit fabrication process. Generally, each layer formation and diffusion step is implemented using a separate mask. The mask designer, after determining the mask patterns required to create the desired circuit, transfers the mask or reticle data, which represents the mask or reticle pattern, directly or by means of a data storage means to an automated mask producing apparatus, which, in turn, converts the mask or reticle data into a chrome pattern on a glass mask or reticle plate.
In one embodiment of the invention, Applicants use the specific method described below and shown in the flow chart of FIG. 8 to modify the mask or reticle data. The flow chart of FIG. 8 is only one embodiment of the many methods which may be used to carry out the inventive process. The flow chart of FIG. 8 is easily implemented in software by one of ordinary skill in the art.
The below process assumes that the photoresist is of the positive type and that the unexposed portions of the wafer generally correspond to a metalization pattern or other conductive pattern. With negative resist, or with other types of processes for forming the metalization pattern, the reticle data associated with isolated features or a dense pattern of features will be modified as appropriate to compensate for the proximity effect.
In the below described process, the dimensions of reticle features in isolated patterns are reduced to eliminate differences between isolated features and features within a dense pattern due to the proximity effect. Line widths of 0.7 microns are presumed for this example.
In step 1 of the flow chart of FIG. 8, the original reticle pattern shown in FIG. 9a, corresponding to the reticle data, is stored as pattern A. (Original features will be shown in dashed outline.)
In step 2, all features of the original reticle pattern shown in FIG. 9a are modified to be oversized on all sides by L/2, where L equals the spacing between features which classify the features as being within a dense pattern. In this example, L equals 0.8 microns. Since L/2 in this case will be equal to 0.4 microns, this serves to merge all adjacent features with spacings less than or equal to 0.8 microns For line widths of 0.7 microns, this value of L coincides with a pitch of 1.5 microns. As seen from the graph of FIG. 4, any adjacent features which would be merged would be significantly affected by the proximity effect. Thus, step 2 serves to merge all features within a dense pattern. The resulting pattern is shown in FIG. 9b.
In step 3, the new, oversized pattern (FIG. 9b) is stored as pattern B.
In step 4, all sides of the features of the stored pattern B are decreased by (L+d)/2, where d equals the feature size. In this example, the feature size, or line width, is considered to be 0.7 microns. This step 4 cancels the increase in feature size from step 2 and additionally serves to eliminate all isolated features, as shown in FIG. 9c.
In step 5, the resulting pattern of FIG. 9c is stored as pattern B.
In step 6, all features of pattern B are increased by d/2 to offset the reduction in size of the dense pattern from step 4, so that now the rectangle pattern shown in FIG. 9d precisely bounds the dense pattern of the original reticle pattern of FIG. 9a.
In step 7, this new pattern of FIG. 9d is stored as pattern B.
In step 8, the original pattern A is logically ORed with pattern B to effectively merge patterns A and B. The merged pattern resembles that of FIG. 9e.
In step 9, the pattern of FIG. 9e is stored as pattern C.
In step 10, pattern C is decreased uniformly by s microns, which is that amount needed to reduce the size of the isolated features to eliminate differences in resulting feature sizes due to the proximity effect. In this example, s is 0.02 microns in accordance with the graph of FIG. 4, since at a pitch of approximately 1.5 microns, the isolated features must be decreased by approximately 0.02 microns per side (totalling 0.04 microns) to eliminate differences in resulting feature sizes due to the proximity effect.
Since this factor s is dependent upon pitch and feature size (i.e., d), this factor s will be different when compensating for the proximity effect with other pitches and feature sizes. One of ordinary skill in the art, given the process disclosed herein, will be able to determine this tweaking factor s for any pitch and feature size after developing graphs similar to that shown in FIG. 4 for various feature sizes.
In step 11, the pattern generated in step 10 is now stored as pattern C, shown in FIG. 9f.
In step 12, pattern B, shown in FIG. 9d, is ORed with pattern C of FIG. 9f and stored as pattern D in step 13. Pattern D is shown in FIG. 9g.
In step 14, pattern D is ANDed with the inverse of pattern B (i.e., B) so as to leave remaining only the isolated pattern, slightly reduced in size by s microns. This resulting pattern is stored as pattern N in step 15 and is shown in FIG. 9h.
In step 16, the original pattern A is ANDed with pattern B, shown in FIG. 9d, to reproduce the original dense pattern only. This resulting pattern is stored as pattern E in step 17 and is shown in FIG. 9i.
In step 18, pattern E is ORed with the tweaked isolated pattern N to merge the original dense pattern with the tweaked isolated pattern. This resulting pattern is shown in FIG. 9j and is the resulting reticle data which will then be used to create a physical reticle pattern.
As will be apparent to one of ordinary skill in the art, many other simple routines may also be used to achieve the same results. In a preferred embodiment, the process described with respect to the flow chart of FIG. 8 would be a recursive procedure which would repeat for various feature sizes and pitches employed in the reticle pattern, wherein the values of L, d, and s will be changed accordingly to compensate for the proximity effect associated with a particular feature size and pitch. The magnitude of the proximity effect as a function of a particular feature size and pitch is best determined empirically, since the particular characteristics of the stepper, light source, photoresist, and wafer fabrication process parameters used will influence the extent of the proximity effect.
Thus, a preferred embodiment for carrying out the invention has been disclosed. The results of Applicants' inventive method become more and more advantageous as feature sizes and pitches are reduced.
While particular embodiments of the present invention have been shown and described, it will be obvious to those skilled in the art that changes and modifications may be made without departing from this invention in its broader aspects and, therefore, the appended claims are to encompass within their scope all such changes and modifications as fall within the true spirit and scope of this invention.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4895780 *||Oct 25, 1988||Jan 23, 1990||General Electric Company||Adjustable windage method and mask for correction of proximity effect in submicron photolithography|
|US4902899 *||Jun 1, 1987||Feb 20, 1990||International Business Machines Corporation||Lithographic process having improved image quality|
|1||J. D. Cuthbert, "Optical Projection Printing," Solid State Technology, Aug. 1977, pp. 59-69.|
|2||*||J. D. Cuthbert, Optical Projection Printing, Solid State Technology, Aug. 1977, pp. 59 69.|
|3||J. H. Bruning, "Optical Imaging for Microfabrication," J. Vac. Sci. Technol., 17(5), Sep./Oct. 1980, pp. 1147-1155.|
|4||*||J. H. Bruning, Optical Imaging for Microfabrication, J. Vac. Sci. Technol., 17(5), Sep./Oct. 1980, pp. 1147 1155.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5308991 *||Jun 2, 1992||May 3, 1994||National Semiconductor Corporation||Method and apparatus for making a predistorted reticle to compensate for lens distortions|
|US5375157 *||Jul 15, 1993||Dec 20, 1994||Canon Kabushiki Kaisha||X-ray mask structure and a production method thereof, an exposure method using the X-ray mask structure, and a device fabricated by using the X-ray mask structure|
|US5482819 *||Apr 4, 1994||Jan 9, 1996||National Semiconductor Corporation||Photolithographic process for reducing repeated defects|
|US5523258 *||Apr 29, 1994||Jun 4, 1996||Cypress Semiconductor Corp.||Method for avoiding lithographic rounding effects for semiconductor fabrication|
|US5553273 *||Apr 17, 1995||Sep 3, 1996||International Business Machines Corporation||Vertex minimization in a smart optical proximity correction system|
|US5553274 *||Jun 6, 1995||Sep 3, 1996||International Business Machines Corporation||Vertex minimization in a smart optical proximity correction system|
|US5657235 *||May 3, 1995||Aug 12, 1997||International Business Machines Corporation||Continuous scale optical proximity correction by mask maker dose modulation|
|US5725973 *||Apr 16, 1996||Mar 10, 1998||Samsung Electronic Co., Ltd.||Photo mask and method for manufacturing same|
|US5740068 *||May 30, 1996||Apr 14, 1998||International Business Machines Corporation||Fidelity enhancement of lithographic and reactive-ion-etched images by optical proximity correction|
|US5798196 *||Jul 1, 1996||Aug 25, 1998||Nikon Corporation||Pattern transfer method utilizing distribution condition evaluation by charged particle beam|
|US5828572 *||Jul 5, 1996||Oct 27, 1998||Canon Kabushiki Kaisha||Processing System and semiconductor device production method using the same including air conditioning control in operational zones|
|US5862058 *||May 16, 1996||Jan 19, 1999||International Business Machines Corporation||Optical proximity correction method and system|
|US5900340 *||Mar 3, 1997||May 4, 1999||Motorola, Inc.||One dimensional lithographic proximity correction using DRC shape functions|
|US5917932 *||Jun 24, 1997||Jun 29, 1999||International Business Machines Corporation||System and method for evaluating image placement on pre-distorted masks|
|US5920487 *||Mar 3, 1997||Jul 6, 1999||Motorola Inc.||Two dimensional lithographic proximity correction using DRC shape functions|
|US5958632 *||Jun 25, 1998||Sep 28, 1999||Sony Corporation||Method of making mask pattern utilizing sizing dependent on mask material and mask formed through the method|
|US5994009 *||Nov 17, 1997||Nov 30, 1999||Taiwan Semiconductor Manufacturing Company, Ltd.||Interlayer method utilizing CAD for process-induced proximity effect correction|
|US6058203 *||Aug 20, 1998||May 2, 2000||Sony Corporation||Correction method and correction apparatus of mask pattern|
|US6067375 *||Aug 20, 1998||May 23, 2000||Sony Corporation||Correction method and correction apparatus of mask pattern|
|US6128067 *||Apr 28, 1998||Oct 3, 2000||Kabushiki Kaisha Toshiba||Correcting method and correcting system for mask pattern|
|US6139994 *||Jun 25, 1999||Oct 31, 2000||Broeke; Doug Van Den||Use of intersecting subresolution features for microlithography|
|US6174633||Nov 17, 1999||Jan 16, 2001||Nec Corporation||Method for correcting photocontiguous effect during manufacture of semiconductor device|
|US6174741||Dec 19, 1997||Jan 16, 2001||Siemens Aktiengesellschaft||Method for quantifying proximity effect by measuring device performance|
|US6210866||May 4, 1998||Apr 3, 2001||International Business Machines Corporation||Method for forming features using self-trimming by selective etch and device formed thereby|
|US6271574||May 12, 1999||Aug 7, 2001||Stmicroelectronics S.A.||Integrated circuit fuse with localized fusing point|
|US6291111 *||Oct 1, 1998||Sep 18, 2001||United Microelectronics Corp.||Method of trench polishing|
|US6303251||Jul 27, 1999||Oct 16, 2001||Matsushita Electric Industrial Co., Ltd.||Mask pattern correction process, photomask and semiconductor integrated circuit device|
|US6311319 *||May 22, 1998||Oct 30, 2001||Taiwan Semiconductor Manufacturing Company||Solving line-end shortening and corner rounding problems by using a simple checking rule|
|US6355387 *||Nov 22, 1995||Mar 12, 2002||Mitsubishi Denki Kabushiki Kaisha||Method of making a mask pattern|
|US6453274 *||Jul 16, 1998||Sep 17, 2002||Mitsubishi Denki Kabushiki Kaisha||Method of forming a pattern using proximity-effect-correction|
|US6453457||Sep 29, 2000||Sep 17, 2002||Numerical Technologies, Inc.||Selection of evaluation point locations based on proximity effects model amplitudes for correcting proximity effects in a fabrication layout|
|US6465139 *||Jun 5, 2000||Oct 15, 2002||Taiwan Semiconductor Manufacturing Company, Ltd.||Mask pattern for defining a floating gate region|
|US6473882 *||Apr 2, 2001||Oct 29, 2002||Matsushita Electric Industrial Co., Ltd.||Method of layout compaction|
|US6523162||Aug 2, 2000||Feb 18, 2003||Numerical Technologies, Inc.||General purpose shape-based layout processing scheme for IC layout modifications|
|US6570174||Dec 10, 1999||May 27, 2003||Nec Electronics Corporation||Optical proximity effect correcting method in semiconductor manufacturing process, which can sufficiently correct optical proximity effect, even under various situations with regard to size and shape of design pattern, and space width and position relation between design patterns|
|US6576147||Oct 4, 2002||Jun 10, 2003||Matsushita Electric Industrial Co., Ltd.||Method of layout compaction|
|US6584609||Feb 28, 2000||Jun 24, 2003||Numerical Technologies, Inc.||Method and apparatus for mixed-mode optical proximity correction|
|US6586142||Sep 30, 1999||Jul 1, 2003||Taiwan Semiconductor Manufacturing Company||Method to overcome image distortion of lines and contact holes in optical lithography|
|US6596444||May 10, 2001||Jul 22, 2003||Dupont Photomasks, Inc.||Photomask and method for correcting feature size errors on the same|
|US6596466||Jan 25, 2000||Jul 22, 2003||Cypress Semiconductor Corporation||Contact structure and method of forming a contact structure|
|US6625801||Sep 29, 2000||Sep 23, 2003||Numerical Technologies, Inc.||Dissection of printed edges from a fabrication layout for correcting proximity effects|
|US6653026||Dec 20, 2000||Nov 25, 2003||Numerical Technologies, Inc.||Structure and method of correcting proximity effects in a tri-tone attenuated phase-shifting mask|
|US6665856||Dec 1, 2000||Dec 16, 2003||Numerical Technologies, Inc.||Displacing edge segments on a fabrication layout based on proximity effects model amplitudes for correcting proximity effects|
|US6670082||Oct 9, 2001||Dec 30, 2003||Numerical Technologies, Inc.||System and method for correcting 3D effects in an alternating phase-shifting mask|
|US6684382||Aug 31, 2001||Jan 27, 2004||Numerical Technologies, Inc.||Microloading effect correction|
|US6792590||Sep 29, 2000||Sep 14, 2004||Numerical Technologies, Inc.||Dissection of edges with projection points in a fabrication layout for correcting proximity effects|
|US6830854||Oct 14, 2003||Dec 14, 2004||Numerical Technologies, Inc.||System and method for correcting 3D effects in an alternating phase-shifting mask|
|US6918104||Jan 17, 2003||Jul 12, 2005||Synopsys, Inc.||Dissection of printed edges from a fabrication layout for correcting proximity effects|
|US6988259||Dec 20, 2002||Jan 17, 2006||Synopsys, Inc.||Method and apparatus for mixed-mode optical proximity correction|
|US7000216||Mar 27, 2002||Feb 14, 2006||Sony Corporation||Exposure pattern forming method and exposure pattern|
|US7001713||Nov 21, 2001||Feb 21, 2006||United Microelectronics, Corp.||Method of forming partial reverse active mask|
|US7003757||May 26, 2004||Feb 21, 2006||Synopsys, Inc.||Dissection of edges with projection points in a fabrication layout for correcting proximity effects|
|US7024655||Jul 23, 2002||Apr 4, 2006||Cobb Nicolas B||Mixed-mode optical proximity correction|
|US7131101||Oct 16, 2003||Oct 31, 2006||Synopsys Inc.||Displacing edge segments on a fabrication layout based on proximity effects model amplitudes for correcting proximity effects|
|US7159197||Dec 31, 2001||Jan 2, 2007||Synopsys, Inc.||Shape-based geometry engine to perform smoothing and other layout beautification operations|
|US7165235||Apr 8, 2005||Jan 16, 2007||Sony Corporation||Exposure pattern forming method and exposure pattern|
|US7172838||Sep 27, 2002||Feb 6, 2007||Wilhelm Maurer||Chromeless phase mask layout generation|
|US7200834||Mar 2, 2005||Apr 3, 2007||Sony Corporation||Exposure pattern forming method and exposure pattern|
|US7236916||Sep 9, 2003||Jun 26, 2007||Synopsys, Inc.||Structure and method of correcting proximity effects in a tri-tone attenuated phase-shifting mask|
|US7562319||Sep 8, 2006||Jul 14, 2009||Synopsys, Inc.||Displacing edge segments on a fabrication layout based on proximity effects model amplitudes for correcting proximity effects|
|US7669169||Feb 23, 2010||Synopsys, Inc.||Shape-based geometry engine to perform smoothing and other layout beautification operations|
|US7926004||Jun 10, 2009||Apr 12, 2011||Synopsys, Inc.|
|US8059884||Nov 8, 2007||Nov 15, 2011||International Business Machines Corporation||Method and system for obtaining bounds on process parameters for OPC-verification|
|US8227174||Mar 1, 2010||Jul 24, 2012||Infineon Technologies Ag||Patterning methods and masks|
|US8250517||Aug 21, 2012||Synopsys, Inc.||Shape-based geometry engine to perform smoothing and other layout beautification operations|
|US8507186||Jul 12, 2012||Aug 13, 2013||Infineon Technologies Ag||Patterning methods and masks|
|US20020094493 *||Nov 21, 2001||Jul 18, 2002||Coming Chen||Method of forming partial reverse active mask|
|US20020199157 *||Jul 23, 2002||Dec 26, 2002||Cobb Nicolas Bailey||Mixed-mode optical proximity correction|
|US20030097647 *||Dec 20, 2002||May 22, 2003||Numerical Technologies, Inc.||Method and apparatus for mixed-mode optical proximity correction|
|US20030140329 *||Mar 27, 2002||Jul 24, 2003||Kazuhisa Ogawa||Method for forming exposure pattern and exposure pattern|
|US20030163791 *||Dec 31, 2001||Aug 28, 2003||Numerical Technologies, Inc.||Shape-based geometry engine to perform smoothing and other layout beautification operations|
|US20040063000 *||Sep 27, 2002||Apr 1, 2004||Mentor Graphics Corporation||Chromeless phase mask layout generation|
|US20040076895 *||Oct 14, 2003||Apr 22, 2004||Numerical Technologies, Inc.||System and method for correcting 3D effects in an alternating phase-shifting mask|
|US20040083439 *||Oct 16, 2003||Apr 29, 2004||Numerical Technologies, Inc.|
|US20040092187 *||Jul 6, 2001||May 13, 2004||Frederique Favier||Thermal protection fabric|
|US20040221254 *||Jun 8, 2004||Nov 4, 2004||Mentor Graphics Corporation||Mixed mode optical proximity correction|
|US20040221255 *||May 26, 2004||Nov 4, 2004||Numerical Technologies, Inc.||Dissection of edges with projection points in a fabrication layout for correcting proximity effects|
|US20050096888 *||Aug 23, 2004||May 5, 2005||Ismail Yehea I.||Efficient model order reduction via multi-point moment matching|
|US20050174557 *||Apr 8, 2005||Aug 11, 2005||Sony Corporation||Exposure pattern forming method and exposure pattern|
|US20050204330 *||Mar 2, 2005||Sep 15, 2005||Sony Corporation||Exposure pattern forming method and exposure pattern|
|US20050229145 *||Mar 29, 2004||Oct 13, 2005||Irby John H Iv||Method and system for chrome cut-out regions on a reticle|
|US20050271949 *||Dec 9, 2002||Dec 8, 2005||Scott Corboy||Reticle manipulations|
|US20070006118 *||Sep 8, 2006||Jan 4, 2007||Synopsys Inc.||Displacing Edge Segments On A Fabrication Layout Based On Proximity Effects Model Amplitudes For Correcting Proximity Effects|
|US20070089073 *||Dec 13, 2006||Apr 19, 2007||Synopsys Inc.||Shape-Based Geometry Engine To Perform Smoothing And Other Layout Beautification Operations|
|US20090123057 *||Nov 8, 2007||May 14, 2009||International Business Machines Corporation||Method and System for Obtaining Bounds on Process Parameters for OPC-Verification|
|US20090249266 *||Jun 10, 2009||Oct 1, 2009||Synopsys, Inc.||Displacing Edge Segments On A Fabrication Layout Based On Proximity Effects Model Amplitudes For Correcting Proximity Effects|
|US20100115481 *||Jan 13, 2010||May 6, 2010||Synopsys, Inc.||Shape-Based Geometry Engine To Perform Smoothing And Other Layout Beautification Operations|
|US20100151365 *||Mar 1, 2010||Jun 17, 2010||Yayi Wei||Patterning Methods and Masks|
|EP0957403A1 *||May 14, 1999||Nov 17, 1999||France Telecom||Fuse in integrated circuit with localized blowing point|
|EP1103858A2 *||May 14, 1999||May 30, 2001||Sgs-Thomson Microelectronics Sa||Photolithographic method to make a fuse in integrated circuit with localised blowing point|
|WO1996035145A1 *||Apr 17, 1996||Nov 7, 1996||Microunity Systems Engineering, Inc.||Method for generating proximity correction features for a lithographic mask pattern|
|WO2002082512A1 *||Mar 27, 2002||Oct 17, 2002||Sony Corporation||Method for forming exposure pattern and exposure pattern|
|WO2004053592A1 *||Dec 9, 2002||Jun 24, 2004||Systems On Silicon Manufacturing Co. Pte. Ltd.||Reticle manipulations|
|U.S. Classification||430/5, 700/117, 378/35, 430/296|
|International Classification||G03F1/00, G03F7/20, H01L21/027|
|Cooperative Classification||G03F1/144, G03F7/70441|
|European Classification||G03F7/70J2B, G03F1/14G|
|Sep 23, 1991||AS||Assignment|
Owner name: HEWLETT-PACKARD COMPANY A CA CORPORATION, CALIF
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:SPORON-FIEDLER, FREDERIK;SHAMMA, NADER;LIN, EDWARD;REEL/FRAME:005856/0351;SIGNING DATES FROM 19910312 TO 19910319
|Sep 30, 1996||FPAY||Fee payment|
Year of fee payment: 4
|Apr 28, 2000||AS||Assignment|
Owner name: HEWLETT-PACKARD COMPANY, A DELAWARE CORPORATION, C
Free format text: MERGER;ASSIGNOR:HEWLETT-PACKARD COMPANY, A CALIFORNIA CORPORATION;REEL/FRAME:010841/0649
Effective date: 19980520
|Jun 15, 2000||AS||Assignment|
Owner name: AGILENT TECHNOLOGIES INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HEWLETT-PACKARD COMPANY, A DELAWARE CORPORATION;REEL/FRAME:010901/0336
Effective date: 20000520
|Nov 3, 2000||FPAY||Fee payment|
Year of fee payment: 8
|Nov 4, 2004||FPAY||Fee payment|
Year of fee payment: 12
|Feb 22, 2006||AS||Assignment|
Owner name: AVAGO TECHNOLOGIES GENERAL IP PTE. LTD., SINGAPORE
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AGILENT TECHNOLOGIES, INC.;REEL/FRAME:017207/0020
Effective date: 20051201