Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS5210046 A
Publication typeGrant
Application numberUS 07/632,101
Publication dateMay 11, 1993
Filing dateDec 20, 1990
Priority dateDec 22, 1989
Fee statusPaid
Also published asDE69017874D1, DE69017874T2, EP0436475A2, EP0436475A3, EP0436475B1, US5345417
Publication number07632101, 632101, US 5210046 A, US 5210046A, US-A-5210046, US5210046 A, US5210046A
InventorsPier L. Crotti
Original AssigneeScs-Thomas Microelectronics S.R.L.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Method of fabricating eprom device with metallic source connections
US 5210046 A
Abstract
An integrated EPROM device which can be manufactured using standard high definition photolithographic techniques with unit cells of markedly reduced dimensions as compared to the minimum dimensions that can be achieved with the prior art, has field isolation structures between adjacent cells along rows of the array in the form of continuous isolation strips which extend for the whole column length of the array, thus avoiding the problems associated with photolithographic defining rectangular geometries. The electrical interconnection between the sources of the cells of each row is achieved by a special metal source "line", formed between two adjacent gate lines, using for the purpose a conformally deposited metal layer from which both the drain contacts and these source interconnection metal "lines" are created in a self-alignment way.
Images(3)
Previous page
Next page
Claims(1)
What I claim:
1. Process for the fabrication of an integrated EPROM device comprising an array of unitary memory cells, each having a gate structure between a source area or source region and a drain area or drain region of a semiconductor substrate, arranged in pairs in rows and columns, the control gates of the cells of the same row being electrically connected together by a respective continuous gate line, the drain area of the cells being individually contacted through drain contacts and the drain contacts of cells belonging to the same column being electrically connected together by a respective drain line, the source regions of adjacent cells of the same column and belonging to pairs of cells of two distinct adjacent rows of the array being electrically connected in common, a field isolation structure separating the drain areas and gate structures of one cell from those of an adjacent cell positioned on the same row, characterized in that it comprises the following steps:
forming field isolation structures between cells of the same row of the array in the form of continuous isolation strips, spaced apart and parallel, which extend uninterrupted along the whole column length of said array of cells;
forming gate structures in the form of gate lines, spaced apart and parallel, running perpendicularly in relation to the isolation strips below and having dielectric spacers formed along side walls,
conformally depositing a matrix metal layer;
depositing a layer of planarization material;
blanket maskless etching the layer of planarization material until the peaks of the metal layer below previously deposited in a comformal manner are exposed while leaving residual strips of said planarization material within hollows of said metal layer;
forming a photoresist drain separation mask having openings in the areas where the strips of residual planarization material running over the drain areas of cells belonging to each row of said array cross over the isolation strips;
removing by etching the residual planarization material of said strips through said openings of the mask and removing the latter;
etching, under essentially isotropic conditions, said metal layer using said residues of planarization material as a mask, leaving pillar shaped contact metal residues of said metal layer, self-aligned in relation to adjacent gate structures, over drain areas of all the unitary cells and a seam-like metal residue, having a pillar shaped cross-section, in the form of a continuous line, self-aligned in relation to adjacent gate structures, running over the source areas of all the cells belonging to the each row of said array;
removing said residues of planarization material used as a mask during the previous etching step;
depositing an insulation layer of dielectric material;
forming a photoresist mask and etching the said isolation layer of dielectric material through said mask, to expose the peaks of said pillar shaped contact metal residues formed over the drain area of the cells and removing said mask;
depositing a second metallic layer to interconnect said pillar shaped, drain contact metal residues;
forming a mask to define interconnection drain lines respectively for the cells belonging to each column of said array and removing said mask.
Description
BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention concerns an EPROM-type integrated device with metallic source connections and a process for the manufacture of EPROM cells of markedly reduced dimensions as compared to the minimum dimensions that can be obtained with conventional photolithographic definition techniques, by employing metallic source connections.

2. Description of the Prior Art

EPROM devices or memories are well known and widely used in modern digital technologies. These integrated semiconductor devices are characterized in that they have one or more arrays of EPROM memory unit cells, individually addressed and organized in rows and columns, each of which essentially comprises a floating-gate (or double-gate) MOS transistor. The conventional architecture of these arrays of EPROM cells is also known, characterized by the presence of interconnection lines of drain contacts, belonging to transistors (cells) of the same column, perpendicular to gate lines. The sources of two cells (floating-gate MOS transistors) which are adjacent to each other in the direction of column alignment of the cells are electrically connected in common and, in a conventional array architecture, cells belonging to the same row have their sources electrically connected in common. In these devices the field isolation structures which separate the drains and gates of pairs of transistors arranged in the same row have an essentially rectangular geometry (see FIG. 10), whether they are embedded (e.g. of the BOX type) or formed by thermally growing a thick layer of field oxide. Usually drain contacts are formed by purposely masking and etching a dielectric layer uniformly deposited on the surface of the semiconductor wafer to insulate the transistor gate lines or structures.

As regards the possibility of photolithographic definition of ever smaller features, the above mentioned topographic aspects of the "traditional" architecture of these devices present the following problems.

Insulation Mask (or Active Areas Mask)

The geometries, even if perfectly rectangular on the mask, become chamfered on their reproduction on the wafer. This depends essentially on limits of an optical nature (diffraction) of the image transfer systems: the aerial image on the wafer of the figures projected by the mask is already rounded at the corners, a rounding which further increases in the subsequent development process.

With high-resolution optical equipment (e.g. with a N.A.>0.45) and with a high-contrast masking process, the phenomenon may be limited but still exists. Currently the best typical value that can be obtained is a chamfer with a radius of curvature of about a quarter of a micrometer. This value increases in the case of thermally grown field oxide.

Rounding of the corners of rectangular geometries leads to a critical state of alignment of the gate lines above and a certain dimensional variability of the channel width of the devices.

Contacts Mask

The photolithographic problems are the known ones of alignment in relation to the layers already formed and rounding (even more pronounced here) of the corners of the geometries with a consequent reduction of the actual drain contact area.

OBJECTIVE AND SUMMARY OF THE INVENTION

There is thus a need for EPROM devices with cells of smaller dimensions and which may be manufactured using standard photolithographic techniques, although using high-resolution optics and a high-contrast masking process. This objective is essentially achieved by the EPROM integrated device with metallic source connections according to the present invention which may be created by a special manufacturing process, also according to the present invention. Essentially the process according to the invention overcomes the problems connected with the definition of rectangular geometries by instead defining and using essentially continuous isolation areas, in the form of field isolation strips, and by employing metallic source interconnection lines for the transistors or cells of the same row, advantageously formed in an essentially self-aligned way in relation to the sides of the adjacent gate lines, as are the drain contacts themselves.

The process according to the invention enables a marked reduction in the area occupied by each unit cell without introducing elements of critical state in the photolithographic definition of the geometrical features but rather eliminating or essentially reducing every existing aspect of critical state elements.

BRIEF DESCRIPTION OF THE DRAWINGS

The various aspects and advantages of the integrated device and manufacturing process according to the invention will become clear from the following description of a form of embodiment, referring also to the attached drawings in which:

The set of FIGS. 1, 2, 3a, 3b and 4 to 9 represents the same number of plan or cross-sectional schematic views of a device according to the invention which, apart from illustrating the characteristic aspects of the original architecture of the device, shows the salient stages of the manufacturing process;

FIG. 10 is a schematic plan view of an EPROM integrated device according to the prior art; and

FIG. 11 represents a schematic plan view of an EPROM integrated device, equivalent to the known device shown in FIG. 10, but made according to the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENT

The manufacturing process according to the invention is illustrated in FIGS. 1-9.

On a semiconductor substrate 1, the field isolation structures 2 are first defined and formed, in the form of continuous isolation strips, parallel to each other, which extend along the entire length of the array of EPROM cells. The isolation structures 2 may comprise a layer of thermal oxide grown on the unmasked surface of the semiconductor substrate 1, according to one of the well-known silicon nitride masking techniques, such as the LOCOS (Philips) or Planox (SGS-THOMSON) and similar techniques or may be embedded isolation structures, made by cutting trenches in the semiconductor substrate surface which, after having performed the isolation implantation, are filled by depositing a dielectric material such as silicon oxide (BOX isolations), advantageously re-establishing a perfect flatness of the wafer surface.

As it may be observed, the photolithographic definition of the isolation structures 2 is essentially free of problems of rounding of the corners of rectangular geometries in the image transfer stage, as in the known manufacturing processes of these devices. This is because the photolithographic definition of parallel strips is optically relatively easy since diffraction problems of only one order need to be dealt with.

After having created the isolation structures 2 using one of the known techniques, and still making use of techniques which are well-known to the expert of the field, gate structures are created, referenced as a whole by 3. As it may be observed in FIGS. 2 and 3, the gate structures for the array of EPROM cells are parallel lines, spaced apart, which intersect at right angles (superimposed over them) the isolation strips 2 previously formed on the front of the semiconductor wafer. As shown in the two orthogonal cross-sections A--A and B--B of FIGS. 3A and 3B respectively, each gate structure comprises a first conductor layer 4, usually of polycrystalline silicon (Poly I), electrically insulated from semiconductor 1 by a layer of gate oxide 5 previously formed on the active areas, between the isolation strips 2, which constitutes the floating gate of the unit cells of the device completely insulated electrically by a dielectric layer or multilayer 6 over which a second conductor layer of polycrysstalline silicon (Poly II) 7 is deposited and defined which constitutes the control gate (common for all the side-by-side cells of the same row of the array. The side walls of the gate structures 3 are covered with a tapered layer of dielectric oxide 8 for forming as many spacers for the subsequent stages of implantation of the drain and source junctions as for forming self-aligned contacts over the same areas, as described below.

Briefly, after the field isolation strip structures 2 have been formed, the manufacturing process which is followed to form tha above described gate structures, involves the following steps:

a) thermal gate oxidation to form the gate oxide layer 5 on the active areas of the semiconductor substrate;

b) chemical vapor deposition of a layer of polycrystal line silicon (Poly I) and subsequent doping thereof;

c) formation of the Poly I mask to define (usually along a first direction) the floating gates 4 by etching the polysilicon;

d) isolation by oxidizing the surface of the polysilicon or by depositing a dielectric insulation layer or multi-layer 6 of the partially defined floating gate 4 formed by the Poly I;

e) chemical vapor deposition of a second polysilicon layer (Poly II) and if required of a silicide layer to form the control gate lines 7;

f) masking and etching the Poly II layer to define parallel lines of control gates 7;

g) masking and etching the Poly I layer to completely define the floating gates along an orthogonal (second) direction, masking and implanting sources and drains, reoxidizing, implanting LDD, masking and enrichment implanting source and drain junctions and forming dielectric spacers 8 along the sides of the gate structures.

The above described sequence of operations for the formation of the gate structures, as schematically shown in FIGS. 2, 3A and 3B, represents a relatively standard sequence although it may also be modified in a non-essential way, and a more detailed description of the individual operations seems superfluous. Considering the variations, as compared to the standard processing sequence, which occur later on, it is advisable however to readjust the conditions of implanting drains and sources and it may be also advantageous to carry out, during these manufacturing stages thermal annealing treatments which according to a standard process flowsheet would indeed be performed at the same time as the so-called "reflow" of opened contacts.

The structure obtained at the end of this first series of steps is schematically shown in FIGS. 2, 3A and 3B.

At this point the process according to the invention comprises the following steps:

1. depositing, in a conformal way, a matrix layer or several superimposed layer of metallic material (metal). Upon completion of the deposition, a cross sectional view along the section line A--A of FIG. 2 is shown in FIG. 4.

2. Depositing a layer of planarization material, such as a SOG (Spun-On-Glass).

3. Maskless blanket etching for planarizing the layer of planarization material until the peaks of the matrix metal layer 9 below, previously deposited in a conformal manner, are exposed.

On completing these last two operations the front of the wafer being fabricated will take on the appearance schematically illustrated in FIGS. 5 and 6 which represent a plan view and sectional view along the section plane A--A of FIG. 5 (or of FIG. 2) respectively. As it may be observed, residues of the planarization material remain in the hollows of the underlaying conformally deposited metal layer 9, in the form of strips 10.

4. Forming a DRAIN SEPARATION mask. This is an additional mask (not present in a standard manufacturing sequence) used specifically in the process of the invention. The openings of this mask are shown in the plan view of FIG. 7 and indicated by the letters MO. This mask is not critical and serves solely to "interrupt" by etching the strips of residual planarization material 10 running over the drain areas of the cells of a row of the array arrangement of the cells at the intersection points with the isolation strips 2, as shown in the plan view of FIG. 7.

After this step the residual strips of planarization material 10 running over the source regions or source areas of the various cells of a row remain integral whereas the strips of residual planarization material 10 running over the drain regions or drain areas of the cells of the same row are interrupted so as to leave residues 10 only directly above the drain area within the active areas delimited by the parallel field isolation strips orthogonally oriented in relation to the strips of residual planarization material.

5. Using the residues of planarization material 10, in the form of a continuous strip running over the source areas of the cells of each row and in the form of sections over the distinct drain areas, the metal layer 9, conformally deposited, is etched in an essentially isotropic way, until the etching front edge along the sides of spacers 8, present on the adjacent sides of the gate structures is lowered sufficiently to cause pillar shaped metal residues of the matrix layer 9 to remain in the drain areas as well as in the form of a continuous metal line running over the source areas of the transistors of each row. This result is shown in the schematic cross-section of FIG. 8. As it can be seen, the pillar shaped, or of a similar cross-section, residues 9 of the conformally deposited matrix metal layer create as many self-aligned discrete drain contacts and continuous seam-like common source metal contact lines and interconnections.

6. Removing the residual masking planarization material 10 remaining over the contact metal residues 9.

7. Chemical vapor deposition of a layer of dielectric insulation material 11, as shown in the cross-section in FIG. 8. The surface of the wafer is markedly flatter than it is in a standard process thus facilitating subsequent defining steps. If required, the surface may also be further planarized.

8. Forming a second additional mask (not used in a standard manufacturing process) which may be called TOP PILLAR and which is used to "uncover" the peaks of the pillar shaped drain contact metal residues 9. Clearly, this mask is also not critical, neither as regards dimensions, nor alignment.

9. Depositing a drain interconnection metal layer 12 to connect electrically the pillar shaped drain contacts.

10. Forming a mask to define drain interconnection lines 12.

The last three operations produce the result shown in the cross-section of FIG. 9.

As a comparison, FIG. 10 shows a schematic plan view of an integrated EPROM device made according to the prior art, characterized by the presence of field isolation structures 2 between pairs of side by side cells in rows of the array of EPROM cells, such isolation structures having a characteristic rectangular geometry, being interrupted in the source interconnections areas. The letters S (source), G (gate) and D (drain) are written in the plan view directly over the respective areas of the integrated device. The pitch Px between the cells and the respective gate lengths (g), the gate-to-gate distance over a drain (d) and the gate-to-gate distance over a source (s) are also shown.

An integrated EPROM device made according to the present invention and with characteristics comparable to those of the device of the prior art shown in FIG. 10, i.e. with the same pitch Px and the same gate length g, is schematically illustrated in the plan view in FIG. 11. In this case too the respective letters written in the plan Figure identify the relative gate (G), drain (D) and source (S) areas and for the purpose of comparison the relative dimensions are also shown in a similar way as in FIG. 10.

The greater compactness of the device according to the invention, as depicted in FIG. 11, as compared to a comparable device according to the prior art, shown in FIG. 10, may be immediately appreciated by observing the two Figures. For the same pitch Px and gate length, the cell area is markedly reduced in the case of the device according to the present invention as compared to the cell area of a device manufactured according to the prior art.

A quantification of the reduction in the area occupied by each individual EPROM cell that can be made according to the present invention is set out in Table I below; the latter shows the respective dimensions in micrometers, for a device made according to the prior art and for a device made according to the present invention, in the case of integrated devices manufactured on two different integration scales: one for a 4 Mbit device and another for a 16 Mbit device.

              TABLE I______________________________________          4 Mbit    16 Mbit          Prior Inven-  Prior   Inven-          Art   tion    Art     tion______________________________________PITCH          Px    3       3     2.1   2.1GATE LINE WIDTH          g     .8      .8    .5    .5GATE-TO-GATE DIST.          d     2.6     1.6   2.2   1OVER DRAINGATE-TO-GATE DIST.          s     1.8     1.6   2.1   1OVER SOURCECELL AREA (μm)2                9       7.2   4.41  3.15______________________________________

By eliminating the need to define critical rectangular geometries and by creating metallic source interconnections in a self-aligned way, the gate-to-gate distance over a drain and the gate-to-gate distance over a source can be considerably reduced, thus reducing the cell area, for the same pitch and the same gate length of cells.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4849369 *Aug 20, 1987Jul 18, 1989Commissariat A L'energie AtomiqueMethod of making an EPROM memory cell
US5081056 *Apr 6, 1990Jan 14, 1992Sgs-Thomas Microelectronics S.R.L.Process for fabricating an eprom cell array organized in a tablecloth arrangement
US5134083 *Jan 28, 1991Jul 28, 1992Microunity Systems Engineering, Inc.Method of forming self-aligned contacts in a semiconductor process
FR2572836A1 * Title not available
JPS6130063A * Title not available
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US5635415 *Nov 30, 1994Jun 3, 1997United Microelectronics CorporationMethod of manufacturing buried bit line flash EEPROM memory cell
US5707884 *Jun 1, 1995Jan 13, 1998Sgs-Thomson Microelectronics, S.R.L.Process for fabricating a contactless electrical erasable EPROM memory device
US5888868 *Jan 22, 1997Mar 30, 1999Semiconductor Energy Laboratory Co., Ltd.Method for fabricating EPROM device
US6198125 *Jan 7, 1999Mar 6, 2001Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method of fabricating same
US6255171 *Oct 7, 1999Jul 3, 2001Micron Technology, Inc.Method of making dense SOI flash memory array structure
US6306727 *Aug 18, 1997Oct 23, 2001Micron Technology, Inc.Advanced isolation process for large memory arrays
US6448135 *Nov 21, 2000Sep 10, 2002Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method of fabricating same
US6677658Sep 5, 2001Jan 13, 2004Micron Technology, Inc.Advanced isolation process for large memory arrays
US6734492Jul 23, 2002May 11, 2004Semiconductor Energy Laboratory Co., Ltd.Nonvolatile vertical channel semiconductor device
US7229895Jan 14, 2005Jun 12, 2007Micron Technology, IncMemory array buried digit line
US7247570Aug 19, 2004Jul 24, 2007Micron Technology, Inc.Silicon pillars for vertical transistors
US7285812Sep 2, 2004Oct 23, 2007Micron Technology, Inc.Vertical transistors
US7368344Feb 12, 2007May 6, 2008Micron Technology, Inc.Methods of reducing floating body effect
US7368365Jul 21, 2006May 6, 2008Wells David HMemory array buried digit line
US7371627May 13, 2005May 13, 2008Micron Technology, Inc.Memory array with ultra-thin etched pillar surround gate access transistors and buried data/bit lines
US7413480Jul 27, 2006Aug 19, 2008Micron Technology, Inc.Silicon pillars for vertical transistors
US7510954Aug 4, 2006Mar 31, 2009Micron Technology, Inc.Memory array with surrounding gate access transistors and capacitors with global and staggered local bit lines
US7521322Jul 21, 2006Apr 21, 2009Micron Technology, Inc.Vertical transistors
US7525141Jul 13, 2006Apr 28, 2009Micron Technology, Inc.Memory array with ultra-thin etched pillar surround gate access transistors and buried data/bit lines
US7566620Jul 31, 2006Jul 28, 2009Micron Technology, Inc.DRAM including a vertical surround gate transistor
US7601595Nov 7, 2006Oct 13, 2009Micron Technology, Inc.Surround gate access transistors with grown ultra-thin bodies
US7601608Jul 21, 2006Oct 13, 2009Micron Technologies, Inc.Memory array buried digit line
US7626219Jan 11, 2007Dec 1, 2009Micron Technology, Inc.Surround gate access transistors with grown ultra-thin bodies
US7626223Feb 12, 2007Dec 1, 2009Micron Technology, Inc.Memory structure for reduced floating body effect
US7696567Aug 31, 2005Apr 13, 2010Micron Technology, IncSemiconductor memory device
US7768051Jul 25, 2005Aug 3, 2010Micron Technology, Inc.DRAM including a vertical surround gate transistor
US7768073Oct 31, 2007Aug 3, 2010Micron Technology, Inc.Memory array buried digit line
US7859026 *Mar 16, 2006Dec 28, 2010Spansion LlcVertical semiconductor device
US7888721Jul 6, 2005Feb 15, 2011Micron Technology, Inc.Surround gate access transistors with grown ultra-thin bodies
US7910972Mar 19, 2009Mar 22, 2011Micron Technology, Inc.Memory array with ultra-thin etched pillar surround gate access transistors and buried data/bit lines
US8101992Nov 19, 2010Jan 24, 2012Micron Technology, Inc.Memory array with surrounding gate access transistors and capacitors with global and staggered local bit lines
US8102008Jul 14, 2010Jan 24, 2012Micron Technology, Inc.Integrated circuit with buried digit line
US8115243Feb 14, 2011Feb 14, 2012Micron Technology, Inc.Surround gate access transistors with grown ultra-thin bodies
US8222105Feb 10, 2010Jul 17, 2012Micron Technology, Inc.Methods of fabricating a memory device
US8227305Mar 17, 2011Jul 24, 2012Micron Technology, Inc.Memory array with ultra-thin etched pillar surround gate access transistors and buried data/bit lines
US8274106Jun 27, 2011Sep 25, 2012Micron Technology, Inc.DRAM layout with vertical FETs and method of formation
US8350320Jan 18, 2012Jan 8, 2013Micron Technology, Inc.Memory array and memory device
US8481385May 11, 2012Jul 9, 2013Micron Technology, Inc.Methods of fabricating a memory device
US8482047Sep 10, 2012Jul 9, 2013Micron Technology, Inc.DRAM layout with vertical FETS and method of formation
US8546215Mar 1, 2013Oct 1, 2013Micron Technology, Inc.Methods of fabricating a memory device
US8609523Dec 5, 2012Dec 17, 2013Micron Technology, Inc.Method of making a memory array with surrounding gate access transistors and capacitors with global staggered local bit lines
US8629533Nov 6, 2012Jan 14, 2014Micron Technology, Inc.Pillars for vertical transistors
US8637362Jul 13, 2012Jan 28, 2014Micron Technology, Inc.Memory array with ultra-thin etched pillar surround gate access transistors and buried data/bit lines
US8847298Dec 13, 2013Sep 30, 2014Micron Technology, Inc.Pillars for vertical transistors
Classifications
U.S. Classification438/453, 438/262, 257/E21.68, 438/593, 257/E27.103, 438/588
International ClassificationH01L27/115, H01L29/792, H01L21/8247, H01L29/788
Cooperative ClassificationH01L27/11517, H01L27/115
European ClassificationH01L27/115F, H01L27/115
Legal Events
DateCodeEventDescription
Feb 25, 1991ASAssignment
Owner name: SGS-THOMSON MICROELECTRONICS S.R.L., A CORP. OF IT
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:CROTTI, PIER L.;REEL/FRAME:005632/0766
Effective date: 19901228
Sep 24, 1996FPAYFee payment
Year of fee payment: 4
Sep 28, 2000FPAYFee payment
Year of fee payment: 8
Sep 22, 2004FPAYFee payment
Year of fee payment: 12