|Publication number||US5212620 A|
|Application number||US 07/845,064|
|Publication date||May 18, 1993|
|Filing date||Mar 3, 1992|
|Priority date||Mar 3, 1992|
|Also published as||CA2129838A1, CA2129838C, DE69318294D1, DE69318294T2, EP0629312A1, EP0629312A4, EP0629312B1, WO1993018530A1|
|Publication number||07845064, 845064, US 5212620 A, US 5212620A, US-A-5212620, US5212620 A, US5212620A|
|Inventors||Joseph T. Evans, Jr., Jeff A. Bullington, Carl E. Montross, Jr.|
|Original Assignee||Radiant Technologies|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (4), Referenced by (25), Classifications (19), Legal Events (7)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The present invention relates to integrated circuits, and more particularly, to methods for isolating SiO2 layers from PZT, PLZT and platinum structures therein.
The silicon chip has become a symbol of modern electronics. Semiconductorbased devices dominate the digital electronic world, and new applications of such devices are continually being created. As these applications demand greater optimization, semiconductor devices are developed which are both smaller and faster than their predecessors.
As this optimization process continues, the physical limits of existing semiconductor technology present barriers to continued miniaturization. One such barrier is created by the necessity of the use of capacitors in these semiconductor devices to store the charge. For example, some digital memory devices typically require capacitors to retain the charge necessary to retain memory data intact. Dynamic RAMs, as such devices are called, must be refreshed periodically to prevent the data from being lost. The period of time required between such refreshes is important to computer hardware design, as more complex circuitry is required where the period is shorter.
Unfortunately, the period between required refreshes is dependent upon the capacitance of certain capacitors within the DRAM integrated circuit. Capacitance itself is related to the surface area and thickness of the capacitor, with larger and thinner capacitor surfaces providing a higher capacitance. Since there are practical limits to the minimum thickness of the capacitor, miniaturization of capacitors leads to lower capacitance and thereby a shorter period between refreshes. Since there is a minimum acceptable refresh period, some means for regaining the capacitance lost to size reduction is needed. One method for increasing the capacitance without increasing the physical dimensions of the capacitor is to utilize a material having a high dielectric constant to separate the plates of the capacitor.
A number of ferroelectric materials are known to have very high dielectric constants. Ferroelectrics such as lead zirconate titanate (PZT) and lead lanthanum zirconate titanate (PLZT) are particularly attractive in this regard, as thin films of these materials may be deposited on integrated circuits. Depending on the specific composition and manner of deposition, dielectric constants in excess of 100 are routinely achieved.
Unfortunately, these materials present a number of problems when the materials are incorporated into conventional integrated circuits. A typical ferroelectric capacitor consists of a bottom electrode, a PLZT dielectric layer, and a top electrode. The electrodes are typically constructed from Platinum. An array of such capacitors is constructed by patterning the bottom electrodes, depositing a PLZT film over the bottom electrodes, and then depositing a top layer of Platinum which is etched to form the individual top electrodes. The top surface of such a structure includes regions with exposed PLZT material and exposed areas of Platinum. The top surface of this structure is normally coated with SiO2 which provides protection from scratching and acts as an interlayer dielectric for isolating metal interconnects from the top and bottom electrodes. Metal interconnects to the top and bottom electrodes are typically provided by etching via holes in the SiO2 layer.
Unfortunately, the silicon in the SiO2 can react with the ferroelectric materials in those regions in which the materials in question are in contact. This can lead to degraded performance from the capacitor. In addition, the capacitor may show aging effects as a result of the interaction in question. Finally, the SiO2 layer has a tendency to crack when placed in contact with the Platinum electrodes. A cracked SiO2 layer is a poor substrate on which to deposit the metal interconnects.
Broadly, it is the object of the present invention to provide an improved ferroelectric based capacitor structure.
It is a further object of the present invention to eliminate the cracking that occurs when the SiO2 layer is placed in contact with Platinum electrodes.
It is a still further object of the present invention to provide a method for covering a ferroelectric layer with an SiO2 layer without encountering the SiO2 interacting with the ferroelectric material.
These and other objects of the present invention will become apparent to those skilled in the art from the following detailed description of the invention and the accompanying drawings.
The present invention comprises an improved integrated circuit construction technique and the structures produced thereby. According to the present invention, the SiO2 layer is separated from the platinum or ferroelectric regions by a substantially insulating layer of material that is substantially inert with respect to the ferroelectric material. The preferred insulating materials are TiO2, ZrO2, MgO, PZT, or PLZT. The oxide materials are preferably produced by depositing a layer of the corresponding metal, patterning the metallic layer, and then oxidizing the metallic layer in place.
FIG. 1 is a top view of a prior art capacitor array.
FIG. 2 is a cross-sectional view of the capacitor array shown in FIG. 1
FIGS. 3(A)-(G) are cross-sectional views of a capacitor array constructed according to the present invention at various stages in the construction process.
The present invention may be more easily understood in terms of the construction of ferroelectric capacitors. FIGS. 1 and 2 illustrate a typical prior art ferroelectric capacitor array. FIG. 1 is a top view of an integrated circuit 10 having four capacitors. The top electrodes of the capacitors are shown at 12, 14, 16, and 18. FIG. 2 is a cross-sectional view of circuit 10 through line 22-32. The bottom electrodes corresponding to electrodes 12, 14, 16, and 18 are shown at 26-29, respectively. Circuit 10 is typically constructed by depositing a platinum layer on the surface of a silicon substrate 25. The platinum layer is then etched to form the individual bottom electrodes. A layer of ferroelectric material 24 is then deposited over electrodes 26-29. The ferroelectric material is preferably composed of PLZT. A second platinum layer is then deposited on top of layer 24. This layer is then etched to form top electrodes 12, 14, 16, and 18. A layer 23 of SiO2 is then deposited over the top electrodes. Layer 23 provides scratch resistance and an insulating surface on which to deposit various conductors for connecting the capacitors to other circuit elements. Via holes 11 are then etched in layer 23 to provide access to the top electrodes. The bottom electrodes are accessed through via holes 13 which connect to extensions 17 of the bottom electrodes through via holes in PLZT layer 24.
This prior art design has two problems. First, the SiO2 reacts with the PLZT material in regions such as region 30 shown in FIG. 2. This reaction degrades the performance of the capacitors, and can also result in aging effects. Second, layer 23 often exhibits cracks which appear to start at locations in which the edge of the platinum electrodes come in contact with layer 23. Typical cracks are shown at 15 and 32. Such cracks are unacceptable.
The present invention avoids these problems by introducing an isolation layer between the SiO2 and the surfaces having exposed PLZT material or exposed platinum. The isolation layer is constructed from a material that is sufficiently more inert to reactions with PLZT or PZT than SiO2 to avoid the problems from such interactions. In addition, the material must have high resistivity to prevent shorting of the platinum electrodes. The preferred material is TiO2. However, those skilled in the art will recognize that ZrO2, MgO, and a number of compositions of PZT or PLZT can be used for this purpose. In this regard, it must be noted that when PZT or PLZT compositions are utilized for the isolation layer, the process of etching via holes through the isolation layer becomes more difficult. In this case, ion milling is the preferred etching technique.
The manner in which this isolation layer is introduced may be more easily understood with reference to FIGS. 3(A)-(G) which are cross-sectional views of a semiconductor substrate at various stages in the construction of an array of PLZT capacitors on the surface of a silicon substrate 206 utilizing a TiO2 isolation layer. In this example, it will be assumed that the capacitor array is to be constructed on top of a SiO2 layer 203 which isolates components in the silicon substrate 206 from the capacitor array. Referring to FIG. 3(A), a 1000 Å thick layer 204 of titanium is first deposited on SiO2 layer 203. This layer will be used to generate the first TiO2 isolation for isolating the array from SiO2 buffer layer 203. Next, a 1000 Å layer 202 of platinum is deposited on layer 204. This layer is masked and etched by conventional techniques to form the bottom electrodes 205 of the capacitor array as shown in FIG. 3(B). If via holes are needed for connecting the electrodes of the capacitor array to the circuitry on substrate 206, these via holes are preferably opened at this stage of the construction as the titanium layer is more easily etched at this point. Such etching is conventional in the semiconductor arts, and hence will not be discussed in more detail here.
After bottom electrodes 205 have been formed and any via holes through layer 204 have been opened, layer 204 is oxidized by heating in an O2 atmosphere at 650° C. This operation generates TiO2 in the exposed regions as shown at 207 in FIG. 3(C). It should be noted that any remaining metallic titanium will be located under the platinum electrodes and will be separated from substrate 206 by the SiO2 layer 203.
Referring to FIG. 3(D), a layer 208 of PLZT material is then deposited. This layer is deposited using a conventional sol-gel process. PLZT layer 208 is then masked and etched using a conventional buffered-oxide-etch HCl solution. This step provides via holes for making connections to bottom electrodes 205 which serve the same function as via holes 13 shown in FIG. 1. Once the PLZT layer is patterned, a 1000 Å layer of platinum is deposited on PLZT layer 208. This layer is masked and etched to form the top electrodes 209 of the capacitor array.
Referring to FIG. 3(E), a 100 Å layer of titanium is then deposited over the exposed portions of the PLZT layer 220 and top electrodes 209. This layer is then masked and etched using buffered-oxide-etch to open via holes 207 for making connections to the top electrodes and corresponding via holes for making connections through the via holes in the PLZT layer described above. This patterning operation is performed before oxidizing the titanium layer because etching TiO2 is very difficult.
Referring to FIG. 3(F), titanium layer 220 is then oxidized by heating in an O2 atmosphere at 650° C. for 20 minutes to form TiO2 layer 231. Finally, an SiO2 layer 240 is deposited over layer 231 and etched to form via holes for making electrical connections to the electrodes. Exemplary via holes are shown at 241 in FIG. 3(G).
It will be apparent to those skilled in the art that the above described process provides a structure in which the PLZT and platinum layers are isolated from the SiO2 layers. This isolation avoids the problems discussed above.
It will also be apparent to those skilled in the art that titanium may be replaced by magnesium or zirconium in the above described process provided the oxidization times are suitably reduced. Similarly, the TiO2 layer may be replaced by a layer comprising a PZT or PLZT material whose composition provides the electrical insulating characteristics in question.
While the present invention has been described in terms of the construction of a capacitor array, it will be apparent to those skilled in the art that the present invention may be used advantageously in any situation in which either PZT, PLZT, or platinum structures are to be isolated from SiO2 layers to prevent cracking of the SiO2 and/or undesirable interactions between the PZT or PLZT and the SiO2. Various modifications to the present invention will become apparent to those skilled in the art from the foregoing description and accompanying drawings. Accordingly, the present invention is to be limited solely by the scope of the following claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5003428 *||Feb 14, 1990||Mar 26, 1991||National Semiconductor Corporation||Electrodes for ceramic oxide capacitors|
|US5005102 *||Jun 20, 1989||Apr 2, 1991||Ramtron Corporation||Multilayer electrodes for integrated circuit capacitors|
|US5046043 *||Oct 8, 1987||Sep 3, 1991||National Semiconductor Corporation||Ferroelectric capacitor and memory cell including barrier and isolation layers|
|US5070026 *||Jun 26, 1989||Dec 3, 1991||Spire Corporation||Process of making a ferroelectric electronic component and product|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5406445 *||Mar 24, 1994||Apr 11, 1995||Matsushita Electric Industrial Co., Ltd.||Thin film capacitor and method of manufacturing the same|
|US5514484 *||Oct 19, 1993||May 7, 1996||Fuji Xerox Co., Ltd.||Oriented ferroelectric thin film|
|US5539613 *||Jun 8, 1993||Jul 23, 1996||Nec Corporation||Compact semiconductor device including a thin film capacitor of high reliability|
|US5638319 *||Dec 6, 1995||Jun 10, 1997||Sharp Kabushiki Kaisha||Non-volatile random access memory and fabrication method thereof|
|US5645976 *||Aug 4, 1994||Jul 8, 1997||Matsushita Electronics Corporation||Capacitor apparatus and method of manufacture of same|
|US5753945 *||Feb 1, 1996||May 19, 1998||Northern Telecom Limited||Integrated circuit structure comprising a zirconium titanium oxide barrier layer and method of forming a zirconium titanium oxide barrier layer|
|US5864932 *||Oct 11, 1996||Feb 2, 1999||Ramtron International Corporation||Partially or completely encapsulated top electrode of a ferroelectric capacitor|
|US5902131 *||May 9, 1997||May 11, 1999||Ramtron International Corporation||Dual-level metalization method for integrated circuit ferroelectric devices|
|US6072689 *||Feb 23, 1999||Jun 6, 2000||Advanced Technology Materials, Inc.||Ferroelectric capacitor and integrated circuit device comprising same|
|US6100187 *||Jun 29, 1998||Aug 8, 2000||Siemens Aktiengesellschaft||Method of producing a barrier layer in a semiconductor body|
|US6144060 *||Jul 31, 1998||Nov 7, 2000||Samsung Electronics Co., Ltd.||Integrated circuit devices having buffer layers therein which contain metal oxide stabilized by heat treatment under low temperature|
|US6242299||Apr 1, 1999||Jun 5, 2001||Ramtron International Corporation||Barrier layer to protect a ferroelectric capacitor after contact has been made to the capacitor electrode|
|US6509601||Feb 23, 2000||Jan 21, 2003||Samsung Electronics Co., Ltd.||Semiconductor memory device having capacitor protection layer and method for manufacturing the same|
|US6605538 *||Dec 28, 1998||Aug 12, 2003||Hyundai Electronics Industries Co., Ltd.||Methods for forming ferroelectric capacitors|
|US6642567||Aug 31, 2000||Nov 4, 2003||Micron Technology, Inc.||Devices containing zirconium-platinum-containing materials and methods for preparing such materials and devices|
|US6946395||Oct 7, 2003||Sep 20, 2005||Micron Technology, Inc.||Devices containing zirconium-platinum-containing materials and methods for preparing such materials and devices|
|US7045416 *||Jun 5, 2003||May 16, 2006||Samsung Electronics Co., Ltd.||Methods of manufacturing ferroelectric capacitors for integrated circuit memory devices|
|US8723654||Jul 9, 2010||May 13, 2014||Cypress Semiconductor Corporation||Interrupt generation and acknowledgment for RFID|
|US9092582||Jul 9, 2010||Jul 28, 2015||Cypress Semiconductor Corporation||Low power, low pin count interface for an RFID transponder|
|US20030211687 *||Jun 5, 2003||Nov 13, 2003||Kyu-Mann Lee||Methods of manufacturing ferroelectric capacitors for integrated circuit memory devices|
|US20040067642 *||Oct 7, 2003||Apr 8, 2004||Micron Technology, Inc.||Devices containing zirconium-platinum-containing materials and methods for preparing such materials and devices|
|US20050101131 *||Oct 7, 2003||May 12, 2005||Micron Technology, Inc.|
|US20060051963 *||Aug 29, 2005||Mar 9, 2006||Micron Technology, Inc.|
|EP0887844A2 *||Jun 26, 1998||Dec 30, 1998||Siemens Aktiengesellschaft||Method of manufacturing a barrier layer on top of a contact plug|
|EP0887844A3 *||Jun 26, 1998||Jul 26, 2000||Siemens Aktiengesellschaft||Method of manufacturing a barrier layer on top of a contact plug|
|U.S. Classification||361/313, 365/145, 29/25.42, 257/E21.009, 361/321.4|
|International Classification||H01G7/00, G11C11/22, H01G4/10, H01L21/8246, H01L27/10, H01L27/108, H01L27/105, H01L21/8242, H01L21/02, H01L27/04, H01L21/822|
|Cooperative Classification||Y10T29/435, H01L28/55|
|May 29, 1992||AS||Assignment|
Owner name: RADIANT TECHNOLOGIES, A NM CORP., NEW MEXICO
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:MONTROSS, CARL E., JR.;REEL/FRAME:006137/0162
Effective date: 19920521
Owner name: RADIANT TECHNOLOGIES, A NM CORP., NEW MEXICO
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:EVANS, JOSEPH T., JR.;REEL/FRAME:006137/0158
Effective date: 19920521
Owner name: RADIANT TECHNOLOGIES, A NM CORP., NEW MEXICO
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:BULLINGTON, JEFF A.;REEL/FRAME:006137/0160
Effective date: 19920521
|Aug 30, 1994||CC||Certificate of correction|
|Nov 4, 1996||FPAY||Fee payment|
Year of fee payment: 4
|Sep 28, 2000||FPAY||Fee payment|
Year of fee payment: 8
|Dec 1, 2004||REMI||Maintenance fee reminder mailed|
|Feb 8, 2005||SULP||Surcharge for late payment|
Year of fee payment: 11
|Feb 8, 2005||FPAY||Fee payment|
Year of fee payment: 12