|Publication number||US5297271 A|
|Application number||US 08/052,238|
|Publication date||Mar 22, 1994|
|Filing date||Apr 21, 1993|
|Priority date||Sep 21, 1990|
|Publication number||052238, 08052238, US 5297271 A, US 5297271A, US-A-5297271, US5297271 A, US5297271A|
|Original Assignee||Chips And Technologies, Inc.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (8), Referenced by (15), Classifications (9), Legal Events (6)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This is a continuation of application Ser No. 07/586,060, filed Sep. 21, 1990, now abandoned.
The present invention relates generally to computer graphics, and more specifically to improvements in a Video Graphics Array (`VGA`) controller.
A typical prior art VGA controller has an associated display memory, which consists of an array of dynamic RAM (DRAM) chips. In graphics mode, each pixel on the display has a corresponding display memory location which contains a code (typically 4 or 8 bits) representing the color of that pixel. The CPU controls the display by writing data to the graphics controller. The graphics controller responds to such data by updating the relevant data entries in the display memory.
One of the most commonly executed functions in raster graphics applications is to move and/or modify the stored bit map of the raster image. This function is known as Bit Block Transfer, or BitBlt. In Bit Block Transfer operations, the rectangular bit map for the stored raster image is modified by performing logical operations upon it and a second, different, bit map of the raster image. These logical operations are called RasterOps.
A common sequence of steps that known VGA controllers use to accomplish a Bit Block Transfer using RasterOps is:
(a) Reading the data from a destination bit map so that the data is held in CPU latches (FIG. 4, 90a-d), thus forming the first operand to be sent to the VGA Graphics Controller;
(b) Reading data from a source bit map, which can be stored in system memory or VGA memory;
(c) Writing the source bit map data to the VGA Graphics Controller for use as the second operand;
(d) Performing the RasterOp on the first and second operand; and
(e) Writing the result of the RasterOp to the CPU write data address (destination bit map).
Steps (a) through (e) are repeated for all VGA memory addresses that are encompassed by the destination rectangular bit map. All read and write operations are performed in software by the System CPU.
The use of many steps to perform this reading and writing of destination data is very time consuming when a large amount of data must be modified. A known solution to this problem is a read-modify-write cycle, wherein data is read, modified and rewritten, all in one cycle. Although these cycles are known and have been in use even prior to the implementation of read-modify-write cycles in DRAM, no known VGA controller has implemented a read-modify-write cycle for use in raster graphics operations.
The present invention provides a method and an apparatus within a VGA controller for implementing a read-modify-write cycle for use in raster graphics operations.
When a read-modify-write bit in the VGA controller is set to 1, all subsequent CPU write cycles to the VGA memory are converted into Read-Modify-Write cycles. The CPU write cycle address is used for executing the read cycle. This hardware implementation of a read-modify-write cycle cuts in half the number of bus cycles needed to perform the usual read and write cycles presently implemented in software. The read-modify-write cycle of the present invention is particularly efficient when the software intends to execute a logical operation in conjunction with the read-modify-write cycle.
FIG. 1 is a high level block diagram of a computer system including a graphics board having a VGA controller chip;
FIG. 2 is a block diagram of the graphics board;
FIG. 3 is a block diagram of the VGA controller chip;
FIG. 4 is a block diagram of the graphics controller portion of the VGA controller chip; and
FIG. 5 is a block diagram of the present invention when the read-modify-write cycle is being used.
FIG. 1 is high level block diagram of a computer system including a processor subsystem 10, a graphics subsystem 12, and a display 13. The computer subsystem includes a CPU 15, an associated memory 17, and an expansion bus interface 18 to an expansion bus 20. Since graphics subsystem 12 is typically implemented on a circuit board that plugs into a connector on expansion bus 20, it will be referred to as graphics board 12. The graphics board is coupled to the expansion bus by a bus interface 22, and further includes a controller unit 25 and an associated display memory 30. Bus 20 may be an industry standard architecture (ISA) bus (sometimes called an AT-bus) or a Microchannel Architecture (MCA) bus. Controller unit 25 is an extended VGA controller chip.
FIG. 2 is a block diagram of graphics board 12. Display memory 30 is implemented as a video RAM (VRAM) array 30 that interfaces with VGA chip 25 through parallel and serial data ports. The graphics board also includes a BIOS ROM 32 and an optional color palette chip 40. The bus interface includes buffers 35, a multiplexer 37, and a PAL chip 38. The general configuration of the graphics board is known in the art, and will not be described further.
FIG. 3 is a block diagram of VGA chip 25 and VRAM array 30. The major functional entities of VGA chip 25 include a graphics controller 50, an address multiplexer 55, a sequencer 60, an address generator 65, a CRT controller 70, and a video controller 75. Internal data and control buses 77 and 78 couple the external data and control buses to the various functional entities.
The display memory consists of an array of VRAM chips logically organized in four planes, each of which typically contains one or two VRAM chips. Planes 0, 1, 2, and 3 are shown with reference numerals 30a, 30b, 30c and 30d. When the VGA chip is in text mode, planes 0 and 1 contain text and attribute information, plane 2 contains font information and plane 3 is not used. When the VGA chip is in the graphics mode, all planes are merely parts of a bit-mapped display memory with 4 or 8 bits per pixel.
Address multiplexer 55 converts incoming address information to address signals that are communicated to display memory 30. In the particular embodiment there are actually two memory address buses, one to planes 0 and 1, and one to planes 2 and 3. However, in the graphics mode, both the memory buses have the same value.
Sequencer 60 generates memory read, write or read-modify-write timing for CPU accesses, the DRAM refresh timing, and the data transfer cycle timing (which is specific to video RAMs) and arbitrates CPU read and write cycles, refresh cycles and data transfer cycles. It generates the row and column address strobes (RAS and CAS) and the Write Enable (WE), Output Enable (OE), and Shift Clock (SCLK) signals for the VRAMS.
Address generator 65 generates linear addresses for VRAM refresh and communicates these to sequencer 60, which generates the actual addressing strobes. The address generator is also responsible for video refresh and generates addresses to the display memory.
CRT controller 70 generates CRT timing for the monitor, namely the horizonal and vertical sync signals (HSYNC and VSYNC) and the blanking signal. It also provides timing control to the address generator for the video refresh and generates timing for sequencer to tell it when to access the VRAM array for video refresh.
Video controller 75 receives video information for the display, serializes it, and sends it out on the video bus. In the planar graphics mode, it sends a 6-bit color code from an internal color palette and two programmable bits onto the video bus. In the packed pixel mode it sends all 8 bits from the VRAM onto the video bus.
FIG. 4 is a block diagram of the graphics controller portion of VGA chip 25. This portion of the chip includes write operation logic 80 and associated write operation control registers 82, read operation logic 85 and associated read operation control registers 87, and a set of CPU latches 90a-d. The CPU latches have inputs coupled to the data paths between the write operation logic and the display memory and are loaded from the display memory by a CPU read operation. The latch outputs communicate with portions of the write operation logic and with the read operation logic.
Write operation logic 80 is shown as having four data paths, corresponding to the four memory planes. The data paths include respective ALUs 95a-d for performing logical operations between incoming bus data, as possibly modified by input logic 97a-d, and the content of CPU latches 90a-d. The ALU outputs, possibly modified by output logic 100a-d, are communicated to the display memory.
One embodiment of the present invention is shown in FIG. 5. In this embodiment, the function of a read-modify-write operation is realized exclusively in hardware. Only one address source is used. In operation, once the read-modify-write feature has been enabled by switching the appropriate bit in Sequencer 60 on, the cycle proceeds in the following manner:
First, the data operand is fetched from systems or VGA memory, stored in loqic 97a-d, and presented to VGA graphics controller 50. Second, data is read from the VGA memory's write address, shown here as Address Multiplexer 55, and latched successively into VRAM 30a-d and CPU latch 90a-d.
The desired logical operation is then performed on the operands using VGA graphics controller 50. The logical operation is performed on operands from the CPU write data and the VGA data specified in the VGA memory write address.
Finally, the result of the logic operation is written to the VGA memory 30a-d at the VGA memory write address initially specified by the CPU.
The advantages of the present invention include reducing the CPU read and write operation from two complete cycles requiring roughly 875 nanoseconds to one CPU write operation requiring between 500 to 625 nanoseconds. In many systems the read and write operations are even slower, increasing the speed advantage of the present invention. Additionally, as the present invention's data path has only one address source, the data that is read is always the data modified. The second operand always comes with the CPU write cycle. Finally, no software is required to perform the read cycle to obtain the destination data operand.
The present invention, a read-modify-write cycle in a VGA controller, has now been fully described in one particular embodiment. Although the present invention has been disclosed and described with respect to a preferred embodiment thereof and in connection with one exemplary use, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope thereof.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4639866 *||Jan 11, 1985||Jan 27, 1987||International Computers Limited||Pipelined data processing apparatus|
|US4695967 *||Mar 5, 1985||Sep 22, 1987||Daikin Industries, Ltd.||High speed memory access circuit of CRT display unit|
|US4941107 *||Nov 17, 1987||Jul 10, 1990||Kabushiki Kaisha Toshiba||Image data processing apparatus|
|US5043918 *||Nov 9, 1989||Aug 27, 1991||Dataproducts Corporation||Multiple bus image controller structure for color page printers|
|US5109520 *||Nov 16, 1987||Apr 28, 1992||Tektronix, Inc.||Image frame buffer access speedup by providing multiple buffer controllers each containing command FIFO buffers|
|US5115510 *||Oct 19, 1988||May 19, 1992||Sharp Kabushiki Kaisha||Multistage data flow processor with instruction packet, fetch, storage transmission and address generation controlled by destination information|
|US5175838 *||May 8, 1989||Dec 29, 1992||Hitachi, Ltd.||Memory circuit formed on integrated circuit device and having programmable function|
|USRE33922 *||Jun 21, 1990||May 12, 1992||Hitachi, Ltd.||Memory circuit for graphic images|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5557733 *||Apr 2, 1993||Sep 17, 1996||Vlsi Technology, Inc.||Caching FIFO and method therefor|
|US5640502 *||Aug 5, 1994||Jun 17, 1997||Thomson Consumer Electronics, Inc.||Bit-mapped on-screen-display device for a television receiver|
|US5787240 *||Feb 2, 1995||Jul 28, 1998||Fujitsu Ltd.||Printer control apparatus converting video data from an external host to video data for a printer|
|US5829007||Jun 7, 1995||Oct 27, 1998||Discovision Associates||Technique for implementing a swing buffer in a memory array|
|US5835792||Jun 7, 1995||Nov 10, 1998||Discovision Associates||Token-based adaptive video processing arrangement|
|US5920714 *||Sep 11, 1997||Jul 6, 1999||Cray Research, Inc.||System and method for distributed multiprocessor communications|
|US5984512||Jun 7, 1995||Nov 16, 1999||Discovision Associates||Method for storing video information|
|US6018354||Jun 7, 1995||Jan 25, 2000||Discovision Associates||Method for accessing banks of DRAM|
|US6122315 *||Apr 14, 1997||Sep 19, 2000||Discovision Associates||Memory manager for MPEG decoder|
|US7458005 *||Sep 21, 2006||Nov 25, 2008||Virage Logic Corp.||System and method for providing adjustable read margins in a semiconductor memory|
|US20090223872 *||Mar 7, 2008||Sep 10, 2009||Ronald Robbins||System and method for sorting items|
|US20110066572 *||Nov 18, 2010||Mar 17, 2011||Ronald Robbins||System and method for sorting items|
|US20120117317 *||Jun 17, 2010||May 10, 2012||Rambus Inc.||Atomic memory device|
|EP2467852A1 *||Jun 17, 2010||Jun 27, 2012||Rambus Inc.||Atomic memory device|
|WO2011022114A1||Jun 17, 2010||Feb 24, 2011||Rambus Inc.||Atomic memory device|
|U.S. Classification||345/534, 345/561, 711/155, 365/189.16, 365/233.1, 365/189.15|
|Apr 23, 1993||AS||Assignment|
Owner name: VALEO THERMIQUE MOTEUR, FRANCE
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:VELLUET, PASCAL;REEL/FRAME:006536/0706
Effective date: 19930407
|Jul 15, 1997||FPAY||Fee payment|
Year of fee payment: 4
|Dec 4, 2000||AS||Assignment|
Owner name: CHIPS AND TECHNOLOGIES, LLC, CALIFORNIA
Free format text: MERGER;ASSIGNOR:CHIPS AND TECHNOLOGIES, INC.;REEL/FRAME:011333/0503
Effective date: 19981030
|Jan 23, 2001||AS||Assignment|
Owner name: INTEL CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHIPS AND TECHNOLOGIES, LLC;REEL/FRAME:011449/0081
Effective date: 20010103
|Sep 21, 2001||FPAY||Fee payment|
Year of fee payment: 8
|Sep 16, 2005||FPAY||Fee payment|
Year of fee payment: 12