|Publication number||US5303405 A|
|Application number||US 07/753,775|
|Publication date||Apr 12, 1994|
|Filing date||Sep 3, 1991|
|Priority date||Sep 3, 1991|
|Publication number||07753775, 753775, US 5303405 A, US 5303405A, US-A-5303405, US5303405 A, US5303405A|
|Inventors||John W. Simmons, Walter H. Kehler|
|Original Assignee||Motorola, Inc.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (13), Referenced by (9), Classifications (6), Legal Events (5)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This invention relates generally to electronic circuits and in particular to a squelch circuit used in communication devices.
Modern radio receivers are typically equipped with a squelch circuit to disable the receiver's audio amplifier after the radio frequency carrier is no longer being received by the radio. The squelch circuit prevents noise from being heard at the receiver's speaker during normal radio operation. The basic purpose of a noise squelch circuit is to detect the change in the discriminator output noise as the received carrier strength changes. As the RF carrier strength increases, the discriminator noise decreases. Because the higher frequency noise falls or "quiets" more rapidly than low or mid-range noise and provides faster response time, it is used in most noise squelch circuits to determine the squelch decision (whether to squelch or unsquelch the receiver).
Typically, part of a radio's squelch circuit includes a: noise amplifier stage; pre-emphasis filter stage; limiter stage; a high pass filter stage; noise squelch rectifier stage; DC amplifier stage; and finally a comparator stage for comparing the received signal with the preset squelch level in the radio which is normally set by the radio user.
In FIG. 1 a prior art high pass filter 102 and squelch rectifier circuit 104 such as those used in prior art squelch circuits is shown. In it's typical mode of operation an output signal will reach the output terminal (OUT) of circuit 100 only when the input signal at the input terminal (IN) reaches a level where it can activate the normally "off biased" transistor. Several problems associated with a rectifier and high pass filter combination as shown in circuit 100 include: the compensation for temperature variations; compensation for component variation due to process variation; and the problem of having to vary the components depending on the bandwidth of operation of the radio utilizing circuit 100. Full wave rectifiers using the same bias off scheme are also available, but they share the same problems. However, two of the advantages of such rectifiers are excellent threshold squelch sensitivity and fast transient response for good channel scan performance. Various other half and full-wave rectifier designs exist employing feedback principles which eliminate some of the problems of off-biased rectifiers but which invariably suffer poorer threshold or transient performance or create new problems of their own. A need therefore exists for a squelch rectifier circuit which can overcome the problems associated with the prior art circuits.
A squelch circuit having an input is provided comprising a programmable high pass filter for filtering the input signal to produce a filtered signal. The filtered signal is rectified via a differential rectifier to produce a rectified signal. The squelch circuit also includes means coupled to the differential rectifier for sensing when the rectified signal exceeds a squelch threshold.
FIG. 1 is a schematic of a prior art high pass filter and squelch rectifier circuit.
FIG. 2 is a schematic of a high pass filter and squelch rectifier in accordance with the present invention.
FIG. 3 is a block diagram of a radio in accordance with the present invention.
FIGS. 4a thru 4f are waveforms at different points of the circuit of FIG. 2.
Referring now to the drawings and in particular to FIG. 2, a schematic of a high pass filter and squelch rectifier circuit 200 is shown in accordance with the present invention. Two input terminals (IN1 and IN2) 202 and 204 are coupled to the high pass filter circuit 206, providing a differential signal input. Normally the two input terminals are coupled to a squelch limiter 320 preceded by a pre-emphasis filter circuit 318 (shown in FIG. 3). The filter and the limiter pass and limit higher frequency noise but attenuate and limit the audio band (approximately 300 Hz-3000 Hz). In this way, the audio signals are not subject to limiting severe enough to cause large distortion products to enter the squelch rectifier circuit thereby causing a false squelch decision or squelch lock-up.
The high pass filter 206 is preferably a programmable switched capacitor filter having at least two poles as known in the art, having a control bus 230 which is coupled to a controller 328 such as a microprocessor (as shown in FIG. 3). The high pass filter 206 includes a differential operational amplifier to produce differential outputs. The controller 328 can adjust the frequency response of high pass filter 206 by sending control signals via bus 230 which in turn adjusts the operation of filter 206. Once the signal is filtered by the high pass filter 206, corresponding output signals are presented at output terminals 208 and 210 (OUT 1 and OUT 2). Each of the output signals are out of phase with each other by approximately 180 degrees. Output terminals 208 and 210 are in turn coupled to a rectifier 201 which is a fully differential pass thru design and is preferably fabricated using CMOS (Complementary Metal Oxide Semiconductor) or BIMOS (Bipolar Metal Oxide Semiconductor) technologies. The rectifier 201 includes a comparator 232, an inverter 218, and a couple of switches 222 and 224. Each of the switches 222 and 224 include an input; IN, two outputs; OUTA and OUTB, and two triggers; A and B. The switches 222 and 224 are of the Single Pole Double Throw (SPDT) type controlled by their trigger lines. A high voltage or a "one" on any of the two triggers results in a connection between the input to the corresponding output.
The comparator 232 includes two inputs 212 and 214 and an output 216. The two inputs 212 and 214 are coupled to the two output 208 and 210 of the filter 206. The output 216 is coupled to the B trigger inputs of the switches 222 and 224. The output 216 is also coupled to the input of the inverter 218 whose output is coupled to the trigger inputs A of the switches 222 and 224. The outputs 208 and 210 of the filter 206 are coupled to the inputs of the switched 222 and 224, respectively.
Referring to FIGS. 4a through 4f signals flowing through the rectifier 201 are shown in accordance with the present invention. FIGS. 4a and 4b show waveforms 402 and 404 as applied to the inputs 212 and 214, respectively. The waveforms 402 and 404 are shown to be 180° apart in phase. These two out of phase signals 402 and 404 are compared by the comparator 232 to produce the digital signal 406 of FIG. 4c. This signal 406 is inverted by the inverter 218 to produce the digital signal 408 of FIG. 4d. The signals 406 and 408 consist of highs or "ones" 414 and lows or "zeros" 416. These signals 406 and 408 are applied to the B inputs and A inputs of the switches 222 and 224, respectively. During the portion of time that the B trigger input of the switches 222 is high, the input signal 402 is coupled to the OUTB. Conversely, during the period that the A trigger input is high, the input signal 402 is coupled to the OUTA. From this analysis, it is obvious that the positive transition of the signal 402 will be coupled to the OUTB while the negative transition will be coupled to the OUTA of switch 222. Similarly the OUTA and OUTB of the switch 224 will have the positive and negative transitions of the input signals, respectively. As it is shown, the outputs of the two switches 222 and 224 are connected to each other to produce the two desired full wave rectified signals 410 and 412.
To summarize, the circuit 200 is shown to include the high pass filter 206 and the differential input full wave rectifier 201 that achieves rectification without noise bias. The two switches 222 and 224 are used to switch input signals on and off resulting in rectification. Two trigger inputs control the operation of the switches 222 and 224. The trigger inputs are driven by a comparator that is fed by the input differential signals. At the input of the rectifier 201, there are two differential signals 402 and 404, being 180° apart in phase. At the output of the circuit 201 two rectified signals 410 and 412 are produced.
Using a filter not having sufficient attenuation can lead to problems during threshold squelch setting since too much of the low and midband noise is passed from the high pass filter to the rectifier 201 resulting in poor threshold squelch response i.e. 8 dbQ instead of the desired 2 dbQ. A significant advantage of the filter 206 having at least two poles in front of the rectifier 201 is that it provides a sufficient attenuation to the low and mid band noise thereby allowing excellent threshold squelch sensitivities while still preserving high tight squelch settings.
In FIG. 3 a block diagram of a communication device such as a radio 300 in accordance with the present invention is shown. Radio 300 includes a transmitter 332 having a microphone 334 input for providing voice inputs to the transmitter 332. Coupled to the transmitter 332 is the controller 328 which controls the overall operation of transmitter 332 and of receiver 336. Both the receiver 336 and the transmitter 332 are selectively coupled to antenna 302 via an antenna switch 304.
Receiver 336 comprises a radio frequency amplifier stage 306 for amplifying the received signal which is in turn coupled to a conventional mixer stage 310. Mixer stage 310 mixes the amplified input signal coming from RF amplifier 306 with a local oscillator (LO) 308. The mixed signal is then applied to a conventional IF section 312. The IF signal is coupled to a conventional FM discriminator circuit. The output of the discriminator is coupled to a squelch noise amplifier 316, squelch pre-emphasis 318 and limiter 320 stages.
The squelch noise amplifier 316, pre-emphasis circuit 318 and limiter 320 stages are differential and their function is to amplify and shape the noise spectrum.
The differential outputs of the limiter 320 are coupled to the circuit 200. The rectified signals at the output of the circuit 200 are coupled to an attenuator by means of which the user sets the squelch. Following the attenuator is a low pass filter and a squelch tail circuit as is known in the art. The combination of these three elements is shown by a block 322 identified as the balance of the squelch circuit. Coupled to the circuit 322 is a threshold detector 323 which senses when the rectified signal exceeds a squelch threshold. The threshold detector 323 is preferably a threshold comparator which provides a control signal to the controller 328 when the receiver 336 should be squelched. The demodulated audio from the circuit 322 is coupled to an audio amplifier 324. The amplified audio is then applied to a speaker 326 for presentation to a user.
A significant advantage offered by this combination is the ability to easily handle all types of noise spectra out of the discriminator through the use of programmable poles on the high pass filter. This feature enables the receiver 300 to move poles of the filter via the controller 328. In the prior art, the different noise spectra were handled through the use of various external capacitors and resistors.
Yet another significant advantage offered by this invention is the independence of the rectifier 201 from temperature or process variations. With no off bias circuitry, the need for compensatory circuits to offset temperature and/or process variations which are inherent in off bias rectifiers is eliminated. Additionally, because rectifier 201 uses no feedback, transient response is stable and fast for excellent channel scan performance. As a result, the circuit 200 provides a superior temperature response and process immunity while maintaining fast transient response and good threshold squelch. Furthermore, the movable switch capacitor filter poles ensure compatibility with different radio bands with no external parts.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3004156 *||Jun 29, 1960||Oct 10, 1961||Bell Telephone Labor Inc||Squelch circuit|
|US4087756 *||Jun 14, 1977||May 2, 1978||Harris Corporation||FM Feedback demodulator having threshold extension circuit with two-pole crystal filters|
|US4103118 *||May 2, 1977||Jul 25, 1978||Synanon Foundation, Inc.||Autobalance hybrid circuit|
|US4132953 *||Sep 29, 1977||Jan 2, 1979||General Electric Company||Squelch circuit for a radio receiver|
|US4388731 *||Jul 1, 1981||Jun 14, 1983||Rockwell International Corporation||Receiver with squelch for offset carrier environment|
|US4479250 *||Jun 10, 1983||Oct 23, 1984||Motorola, Inc.||Dual audio capture limiter squelch circuit|
|US4480335 *||May 4, 1982||Oct 30, 1984||Sanyo Electric Company Ltd.||Noise removing apparatus in an FM receiver|
|US4533988 *||Apr 9, 1981||Aug 6, 1985||Telectronics Pty. Ltd.||On-chip CMOS bridge circuit|
|US4637066 *||Jul 2, 1985||Jan 13, 1987||General Motors Corporation||Noise blanking signal generator for AM radio|
|US4680553 *||Nov 22, 1985||Jul 14, 1987||Nec Corporation||Intermediate frequency amplifier with signal strength detection circuit|
|US4761829 *||Nov 27, 1985||Aug 2, 1988||Motorola Inc.||Adaptive signal strength and/or ambient noise driven audio shaping system|
|US4914715 *||Dec 12, 1988||Apr 3, 1990||Nec Corporation||FM receiving circuit|
|US4991227 *||Jan 11, 1988||Feb 5, 1991||Motorola, Inc.||Squelch circuit with variable squelch tail and variable hysteresis|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5734975 *||Oct 24, 1996||Mar 31, 1998||Motorola, Inc.||Direct-coupled signaling receiver with PL/DPL detector|
|US7155164 *||Jul 30, 2004||Dec 26, 2006||Marvell International Ltd.||Method and apparatus for performing transmit pre-emphasis|
|US7180933 *||Dec 20, 2002||Feb 20, 2007||Silicon Integrated Systems Corporation||Squelch circuitry for high speed high frequency operation|
|US7551897||Dec 26, 2006||Jun 23, 2009||Marvell International Ltd.||Method and apparatus for performing transmit pre-emphasis|
|US9093971 *||Mar 30, 2012||Jul 28, 2015||Intel Corporation||Inverter-and-switched-capacitor-based squelch detector apparatus and method|
|US20040120389 *||Dec 20, 2002||Jun 24, 2004||Ching-Lin Wu||Squelch circuitry for high speed high frequency operation|
|US20070197177 *||Apr 16, 2007||Aug 23, 2007||Renesas Technology Corp.||Squelch detecting circuit|
|US20140023129 *||Mar 30, 2012||Jan 23, 2014||Chee Hong Aw||Inverter-and-switched-capacitor-based squelch detector apparatus and method|
|CN104205650A *||Mar 30, 2012||Dec 10, 2014||英特尔公司||Inverter-and-switched-capacitor-based squelch detector apparatus and method|
|U.S. Classification||455/213, 455/222, 375/351|
|Sep 3, 1991||AS||Assignment|
Owner name: MOTOROLA, INC., ILLINOIS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:SIMMONS, JOHN W.;KEHLER, WALTER H.;REEL/FRAME:005837/0016;SIGNING DATES FROM 19910826 TO 19910828
|Sep 18, 1997||FPAY||Fee payment|
Year of fee payment: 4
|Nov 6, 2001||REMI||Maintenance fee reminder mailed|
|Apr 12, 2002||LAPS||Lapse for failure to pay maintenance fees|
|Jun 11, 2002||FP||Expired due to failure to pay maintenance fee|
Effective date: 20020412