|Publication number||US5315186 A|
|Application number||US 07/923,196|
|Publication date||May 24, 1994|
|Filing date||Jul 31, 1992|
|Priority date||Jul 31, 1992|
|Publication number||07923196, 923196, US 5315186 A, US 5315186A, US-A-5315186, US5315186 A, US5315186A|
|Original Assignee||Sony Electronics Inc.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (4), Referenced by (11), Classifications (7), Legal Events (5)|
|External Links: USPTO, USPTO Assignment, Espacenet|
1. Field of the Invention
This invention relates generally to the field of frequency and phase lock detectors. More particularly, this invention relates to an improved frequency and phase lock detector which does not produce false lock indications when there is no signal present.
2. Background of the Invention
When electronic circuits are used to indicate when two signals are essentially identical, a false indication is often obtained when there is in fact no signal present. In this instance, although the two signals are technically identical, the indicating circuit would lead one to believe that two signals are present and locked. The present invention addresses this problem by providing an improved circuit to indicate when two signals are identical in phase and frequency without providing a false indication that they are identical in phase and frequency when there is no signal present.
It is an object of the present invention to provide an improved frequency and phase lock detection circuit which does not give false indications when no signal is present.
It is a feature that the present invention provides freedom from false indication that two signals are essentially identical when no signal is present.
It is an advantage that the present invention that the user is not fooled by false indications of locked conditions when no signal is present.
These and other objects, advantages and features of the invention will become apparent to those skilled in the art upon consideration of the following description of the invention.
In one embodiment of the present invention an improved frequency and phase lock detection circuit includes a first circuit for receiving a first signal and a second circuit for receiving a second signal. A detecting circuit detects that one of the first and second signals is being received by one of the first and second receiving circuits and produces a detect signal indicative thereof. A comparing circuit detects that the first and second signals have substantially the same frequency and phase and produces a compare signal indicative thereof. An output circuit receives the detect signal and the compare signal and produces a locked signal in response thereto which indicates that at least one of the first and second signals is being received and that the first and second signals are substantially identical in frequency and phase.
The features of the invention believed to be novel are set forth with particularity in the appended claims. The invention itself however, both as to organization and method of operation, together with further objects and advantages thereof, may be best understood by reference to the following description taken in conjunction with the accompanying drawing.
FIG. 1 is a circuit diagram of an embodiment of the present invention.
Turning now to FIG. 1, a circuit diagram of one embodiment of the present invention is shown in detail. With the circuit value shown, the circuit is designed to operate in the frequency range of approximately 44 to 48 Khz. However, the circuit will properly operate over a somewhat wider range of frequencies. With proper optimization of the component values, a similar circuit can be made to operate at any appropriate frequency range.
The two signals are applied to the circuit as signal F1 and signal F2 which are applied respectively to inputs of One-Shot multi-vibrators 10 and 12. One-Shot multi-vibrators 10 and 12 can be formed from, for example, industry standard HC123 integrated circuits. The pulse output duration from One-Shot 10 is established by capacitor 14. In a similar manner, the pulse output of One-Shot 12 is established by capacitor 22 operating in combination with resistor 24. Resistor 18 is a variable resistor used to compensate for circuit variations. Resistor 18 is adjusted to obtain identical pulse widths from the output of One-Shots 10 and 12. One-Shot circuits 10 and 12 provide pulse shaping for the input signals F1 and F2 so that a comparison can be made based upon the time of the falling edge of the signals applied to the respective inputs thereof.
The output of each One-Shot 10 and 12 is a stream of pulses which is applied to an EXCLUSIVE-OR Gate 30 (e.g., industry standard HC85). EXCLUSIVE-OR Gate 30 compares the two output pulse streams and provides a logic high output only if the two pulse streams are not identical. A logic low output is indicative that the input signals to the EXCLUSIVE-OR gate are substantially identical.
The output of EXCLUSIVE-OR Gate 30 drives a Schmidt Trigger 32 (e.g., industry standard HC14) through diode 34 (whose anode is connected to the output of EXCLUSIVE-OR Gate 30) and series resistor 36. The Schmidt Trigger 32 provides the lock indication signal at its output. In the current circuit, a logic high at the output of 32 indicates that the two signals F1 and F2 are locked and a logic low indicates that they are not locked. A capacitor 40 and a resistor 42 are connected from the input of Schmidt Trigger 32 to ground. This RC combination of 36, 40 and 42 provides a level of filtering to remove transient responses from the system.
In order to establish that at least one of signals F1 and F2 are present and thereby avoid false indications of lock when no signal is present, a detecting circuit 50 is provided. The output of the detecting circuit is a detect signal indicative that one of the signals is actually present. As shown, circuit 50 is connected to the inverting output of One-Shot circuit 10. However, this is not to be limiting since it could equally well be attached to the inverting input of One-Shot circuit 12. The point is that in order for a correct indication of lock to appear at the output of Schmidt Trigger 32, both of signals F1 and F2 must be present. Thus, inspecting for the presence of either signal F1 or F2 is adequate to establish that a correct indication of lock is possible.
The inverting output of One-Shot 10 is connected to the cathode of a diode 52. The anode of diode 52 is connected to one input of an EXCLUSIVE-OR Gate 54. The other input of EXCLUSIVE-OR Gate 54 is connected to ground. A capacitor 56 is coupled between the two inputs of the EXCLUSIVE-OR Gate. A combination of resistor 58 and diode 60 are connected in parallel between the first input of the EXCLUSIVE-OR Gate and the power supply, with the cathode connected to the power supply.
Whenever a constant stream of pulses appears at the input of the detecting circuit 50, diode 60 discharges capacitor 56 and the constant stream of pulses through diode 52 will not permit capacitor 56 to charge. This condition is indicative that there is a signal present at the input of One-Shot 10 and causes the output of EXCLUSIVE-OR Gate 54 to go low. More specifically, when there is a low output at the inverting output of One-Shot 10 (signal present), diode 52 conducts drainting charge from capacitor 56 This in turn makes both inputs of EXCLUSIVE-OR Gate 54 low and thus the output of EXCLUSIVE-OR Gate 54 low. In this condition, diode 64 is reverse biased permitting the output of EXCLUSIVE-OR Gate 30 to control the voltage applied to the input of Schmidt Trigger 32, and thus its output depends upon whether or not the two input signals are locked.
If there is no signal present at the input of One-Shot 10, the inverting output of One-Shot 10 is high. In this case, capacitor 56 is charged through resistor 58 producing a high input at the top input of EXCLUSIVE-OR 54 and thus a high output from EXCLUSIVE-OR 54. This causes diode 64 to charge capacitor 40 through resistor 66 raising the input to Schmidt trigger 32 to go high and its output to thus go low indicating an unlocked condition. Those skilled in the art will appreciate that other embodiments of this output circuit are possible.
When a pair of signals F1 and F2 are both present, the detecting circuit 50 detects that F1 is indeed present. Detecting circuit 50 then permits an indication that the two signals from the output of One-Shot 10 and One-Shot 12 to pass through EXCLUSIVE-OR Gate 30 to Schmidt Trigger 32 providing an indication at the output that signals F1 and F2 are locked. If signal F1 is not present, the output of EXCLUSIVE-OR Gate 30 is not permitted to toggle the Schmidt Trigger 32.
Those skilled in the art will recognize that many other possible implementations of the present circuit are possible. Although EXCLUSIVE-OR Gates and a hard wired And circuit is used in the present embodiment, the relative simplicity of the circuit is conducive to use of left over Gates for implementing the present function using a variety of equivalent circuits.
Thus, it is apparent that in accordance with the present invention, an apparatus that fully satisfies the objectives, aims and advantages is set forth above. While the invention has been described in conjunction with specific embodiments, it is evident that many alternatives, modifications, permutations and variations will become apparent to those skilled in the art in light of the foregoing description. Accordingly, it is intended that the present invention embrace all such alternatives, modifications and variations as fall within the scope of the appended claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4267514 *||Feb 16, 1979||May 12, 1981||The United States Of America As Represented By The Secretary Of The Air Force||Digital phase-frequency detector|
|US4473805 *||Dec 14, 1981||Sep 25, 1984||Rca Corporation||Phase lock loss detector|
|US4675558 *||Oct 21, 1985||Jun 23, 1987||Ford Aerospace & Communications Corporation||Lock detector for bit synchronizer|
|US5159279 *||Nov 27, 1990||Oct 27, 1992||Dsc Communications Corporation||Apparatus and method for detecting out-of-lock condition in a phase lock loop|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5440251 *||Feb 9, 1994||Aug 8, 1995||Harris Corporation||Phase differential measurement circuit|
|US5497110 *||Apr 12, 1995||Mar 5, 1996||Magl Power Inc.||Frequency monitor and error detector circuit|
|US5939901 *||Sep 22, 1997||Aug 17, 1999||Northern Telecom Limited||Synthesizable flip-flop based phase-frequency comparator for phase-locked loops|
|US5942926 *||Sep 27, 1996||Aug 24, 1999||Mitsubishi Denki Kabushiki Kaisha||PLL circuit|
|US6236255 *||Nov 27, 1998||May 22, 2001||Nec Corporation||Output impedance adjustment circuit|
|US6774679 *||May 28, 2002||Aug 10, 2004||Thine Electronics Inc.||Semiconductor integrated circuit|
|US9252788||Sep 11, 2014||Feb 2, 2016||International Business Machines Corporation||Phase error detection in phase lock loop and delay lock loop devices|
|US9590643||Nov 13, 2015||Mar 7, 2017||International Business Machines Corporation||Phase error detection in phase lock loop and delay lock loop devices|
|US20030174003 *||May 28, 2002||Sep 18, 2003||Kazutaka Nogami||Semiconductor integrated circuit|
|EP0735680A1 *||Mar 31, 1995||Oct 2, 1996||Texas Instruments Deutschland Gmbh||2-Wire bus digital signal transmission receiver circuit|
|WO2015191483A1 *||Jun 8, 2015||Dec 17, 2015||Tyco Electronics Corporation||Non-return-to-zero (nrz) data lock detection system and method|
|U.S. Classification||327/3, 327/43, 327/41|
|International Classification||H03K5/26, H03L7/095|
|Jul 31, 1992||AS||Assignment|
Owner name: SONY CORPORATION OF AMERICA, NEW JERSEY
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:BAKER, IRA;REEL/FRAME:006214/0989
Effective date: 19920728
|Jun 17, 1993||AS||Assignment|
Owner name: SONY ELECTRONICS INC.
Free format text: CHANGE OF NAME;ASSIGNOR:SONY COROPRATION OF AMERICA;REEL/FRAME:006587/0146
Effective date: 19930601
|Sep 30, 1997||FPAY||Fee payment|
Year of fee payment: 4
|Nov 21, 2001||FPAY||Fee payment|
Year of fee payment: 8
|Nov 23, 2005||FPAY||Fee payment|
Year of fee payment: 12