|Publication number||US5320978 A|
|Application number||US 08/099,510|
|Publication date||Jun 14, 1994|
|Filing date||Jul 30, 1993|
|Priority date||Jul 30, 1993|
|Publication number||08099510, 099510, US 5320978 A, US 5320978A, US-A-5320978, US5320978 A, US5320978A|
|Inventors||David S. Y. Hsu|
|Original Assignee||The United States Of America As Represented By The Secretary Of The Navy|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (9), Non-Patent Citations (4), Referenced by (34), Classifications (16), Legal Events (5)|
|External Links: USPTO, USPTO Assignment, Espacenet|
1. Field of the Invention
This invention relates to selective area platinum film deposition on substrates, and more particularly to patterned deposition of platinum films by low pressure CVD methods.
2. Description of the Related Art
To date, processes for selective area metallization on substrates have been developed for a number of metals, including tungsten, aluminum, and copper. These three metals are widely used in the computer chip industry for microelectronic fabrication (VLSI and ULSI fabrication).
It is desired to develop processes for selective area metallization with platinum. Because of its high corrosion resistance, platinum microelectronic devices are desired in applications where great reliability is desired (e.g. medical implants) and in applications exposed to corrosive environments (e.g. chemical plants).
It is also desired to make these processes as simple as possible, and to permit the removal of the masking material without the need to protect the deposited platinum.
SiO2 patterning for selective metallization is known. To use a SiO2 pattern to define selected areas for metallization, it is necessary to produce a SiO2 layer by thermal oxidation or some CVD process. It is then necessary remove the SiO2 by a selective etching step that does not attack the metal, a complex process.
Accordingly, it is an object of this invention to selectively deposit platinum films on a variety of substrates by a simple process, to submicron linewidth consistent with VLSI and ULSI integration.
It is a further object to selectively deposit platinum films on a variety of substrates by a process that will permit the removal of the masking material without the need for protecting the deposited platinum.
These and additional objects of the invention are accomplished by the structures and processes hereinafter described. A process for selectively depositing platinum on a conductive or semiconductive substrate has the steps of selectively depositing a polyimide on the substrate, thereby patterning the substrate to have exposed areas and unexposed areas; and, at a selected temperature and pressure, flowing a platinum precursor gas over the substrate. The selected operating temperature is at least a temperature at which platinum deposition on the substrate is effected, but less than a temperature at which either the polyimide degrades or the platinum fails to selectively deposit on the substrate. The vacuum pressure after pumping down for the reaction chamber (hereinafter the base pressure) is less than the combined pressure (hereinafter the operating pressure) of the precursor gas and any carrier gas (the carrier gas is optional). The pressure of the precursor gas is less than a pressure at which platinum will fail to selectively deposit on the substrate. By carrying out this process, a platinum metal film is deposited on the exposed portions of the substrate, and not deposited on the polyimide film.
A more complete appreciation of the invention will be readily obtained by reference to the following Description or the Preferred Embodiments and the accompanying drawings in which like numerals in different figures represent the same structures or elements, wherein:
FIG. 1 shows the steps in a selective platinum metallization process.
FIGS. 2, 3, and 4 show AES plots of a sample made according to the invention.
As shown in FIG. 1, the first step to the process of the invention is to put down on a substrate 10 a polyimide pattern 12 by standard photolithographic and curing techniques. Substrates 10 which may be selectively metallized by this process include all of the known conductive and semiconductive substrates, including conductive metals, Si, GaAs, Ge, and diamond. Preferred polyimides for patterning include Hitachi PIQ-13, Ciba Geigy Probimide 285, and their equivalents.
The patterned substrate 13 is preferably treated with a mixture 14 of concentrated H2 SO4 and H2 O2 . Preferably, the mixture 14 of concentrated H2 SO4 and H2 O2 has a volume ratio of between about 8:2::acid: peroxide and about 2:8::acid:peroxide (most preferably this ratio is about 1:1::acid:peroxide). Preferably, the H2 O2 mixed with the acid is initially diluted in H2 O to a ratio of about 7:3::H2 O:H2 O2. Preferably, the patterned substrate 13 is immersed in this mixture 14 for between about 2 and about 10 minutes, then rinsed and dried. Without wishing to be bound by theory, it is suggested that treatment with the acid/peroxide mixture oxidizes the surface of the polyimide, thereby reducing the polyimide reactivity to the platinum precursor, greatly enhancing the selectivity of the platinum deposition.
Preferably, the patterned substrate 13 also is treated with a solution 16 of HF for between about 5 seconds and about 5 minutes, then rinsed and dried. Preferably, this HF solution 16 is between about 1.5 vol % and about 10 vol % HF in H2 O. HF treatment is carried out to remove native oxide from the substrate 10 surface. HF treatment preferably is done on Si and other substrates not attacked by HF.
Preferably, the patterned substrate 13 is placed in a vacuum chamber 20 fitted With a heater 18. The sample 13 is heated to an operating temperature and pumped down to a sub-atmospheric base pressure.
The selection of the operating temperature will depend on the substrate and the polyimide used. If deposition is attempted at too low a temperature, depending on the type of substrate used, no platinum will be deposited. For conductive substrates, it is preferred to select an operating temperature of at least about 150° C.; for semiconductive substrates, it is preferred to select an operating temperature of at least about 200° C.
If deposition is attempted at too high a temperature, depending on the type of polyimide used, the polyimide may be degraded, or the platinum film may be deposited on the polyimide as well on the exposed portion of the substrate. Hitachi PIQ-13 polyimide may be preferably used for selective metallization at temperatures up to about 270° C. Ciba Geigy Probimide 285 may be preferably used for selective metallization at temperatures up to about 300° C. Generally speaking, Hitachi PIQ-13 polyimide tends to provide superior selectivity according to this invention, compared to Ciba Geigy Probimide 285.
The selection of the operating pressure and temperature are limited by the goal of selectivity. Generally speaking, selectivity progressively degrades with increasing precursor pressure, operating temperature, and precursor treatment time. For instance, at or above about 10-3 torr, CVD platinum deposition is essentially nonselective for moderately high temperatures. Excessive precursor pressure will lead to excessive random precipitation of platinum, reducing selectivity. Consequently, it is preferred to keep the pressure of the precursor gas within the range of about 10-7 torr to about 10-3 torr. The base pressure should be below the combined pressure of the precursor and carrier gases, to permit these gases to flow into the vacuum chamber.
Skilled practitioners will recognize that problems with excessive chamber pressure may arise from several sources. Depending upon the precursor gas selected, excessive water vapor pressure may enhance the reactivity of the polyimide with the platinum precursor, reducing selectivity.
The platinum precursor gas is selected from the group of platinum-containing compounds that are at least partially volatile (having a measurable vapor pressure) at the operating temperature. Preferably, this platinum-containing compound is Pt(PF3)4. Preferably, the precursor gas is diluted by a factor of between about 5 and about 1000 (more preferably by a factor of between about 10 and about 20) with a carrier gas.
If a carrier gas is used, the carrier gas is preferably not significantly reactive with the platinum precursor gas, and is reducing or nonreactive with the substrate, the platinum film, and the polyimide. Preferred carrier gases include H2, N2, He, Ne, Ar, Kr, and Xe. Preferably, the precursor gas and any carrier gas are delivered at an operating pressure of between about 10-7 torr and about 10-3 torr, and at a total delivery rate of between about 1 standard cubic centimeter/minute (sccm) and about 3 sccm. Delivery is continued until the desired Pt thickness is achieved, typically about 3 minutes for a 10 nm thick Pt film.
After the platinum film is deposited, and the device is allowed to cool, the polyimide mask may be removed by washing with an appropriate solvent or by using an oxygen plasma, without harming the platinum pattern.
Having described the invention, the following examples are given to illustrate specific applications of the invention, including the best mode now known to perform the invention. These specific examples are not intended to limit the scope of the invention described in this application.
A silicon substrate 10, measuring 10 mm×10 mm, was patterned with a series of parallel, 2 mm wide polyimide stripes 12. These stripes 12 were separated by 2 mm of bare silicon. The polyimide used was Hitachi PIQ-13. This polyimide pattern was put down by standard lithographic and curing methods.
The patterned substrate 13 was cleaned by swirling in warm trichloroethylene and isopropyl alcohol, and then rinsed in triply distilled water. The sample was then dried in a stream of argon.
The sample 13 was immersed for 5 minutes in a solution of 50 vol % concentrated H2 SO4, 50 vol % H2 O2 (H2 O2 was 7:3::water:H2 O2). This treatment was followed by repeated ultrasonication in triply distilled water. After blow-drying in an argon stream, the sample was dipped into 10 vol % HF for 5 minutes, followed by another cycle of ultrasonication and blow-drying.
The sample 13 was mounted on a resistive heater 18 inside a vacuum chamber 20, which was then pumped down to a base pressure of about 10-7 torr. The sample 13 was then manipulated, via a translation stage in the vacuum chamber 20, to a position perpendicular to and several mm from a 12 mm diameter gas doser tube 22. The sample 13 was heated to a temperature of about 240° C. Pt(PF3)4 was diluted by a factor of about 20 in a 1:1::H2 : He carrier gas mixture, and delivered through the gas doser tube 22 at a rate of about 2 sccm and an operating pressure of about 10-5 torr. The gas was delivered for 3 minutes. The sample 13 was allowed to cool.
Visual inspection showed that the platinum metal 24 only adhered to the portions of the sample 13 that were not covered by the polyimide. The sample was analyzed by scanning auger microscopy (SAM). Results are shown in FIGS. 2, 3, and 4.
FIG. 2 shows the signal for varying energies at a point on the polyimide-covered portion of the substrate. This figure shows the absence of a Pt signal on the polyimide-covered portion of the substrate. FIG. 3 shows the signal for varying energies at a point on the metallized portion of the substrate. This figure shows the presence of a strong Pt signal on the exposed portion of the substrate. FIG. 4 shows the Pt signal for a scan from a metallized to a non-metallized portion of the substrate. This figure shows the complete dropoff of the Pt signal observed when scanning form the exposed portion of the substrate to the polyimide-covered portion of the substrate.
Example 1 was repeated, with the following changes: (1) the trichloroethylene solvent cleaning step was omitted; (2) the sample temperature was 260° C. (3) the Pt(PF3)4 precursor was diluted by a factor of 6.7 in H2 carrier gas (no He); (4) the operating pressure was 2×10-5 torr; (5) the gas was delivered for 19 minutes.
Again, visual inspection showed that the platinum metal only adhered to the portions of the substrate that were not covered by the polyimide. The sample was analyzed by scanning auger microscopy. Results (from scans similar to those shown in FIGS. 2 and 3) showed the presence of Pt on the exposed portion of the substrate, and the absence of Pt on the polyimide-covered portion of the substrate.
Obviously, many modifications and variations of the present invention are possible in light of the above teachings. It is therefore to be understood that, within the scope of the appended claims, the invention may be practiced otherwise than as specifically described.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3619288 *||Dec 22, 1969||Nov 9, 1971||Siemens Ag||Process for precipitating a high melting metal contact layer at low temperatures|
|US3889359 *||Dec 10, 1973||Jun 17, 1975||Bell Telephone Labor Inc||Ohmic contacts to silicon|
|US4517225 *||May 2, 1983||May 14, 1985||Signetics Corporation||Method for manufacturing an electrical interconnection by selective tungsten deposition|
|US4585515 *||Mar 11, 1985||Apr 29, 1986||Rca Corporation||Formation of conductive lines|
|US4830891 *||Nov 30, 1987||May 16, 1989||Hitachi, Ltd.||Method for selective deposition of metal thin film|
|US4957777 *||Oct 12, 1989||Sep 18, 1990||Massachusetts Institute Of Technology||Very low pressure chemical vapor deposition process for deposition of titanium silicide films|
|US5110760 *||Sep 28, 1990||May 5, 1992||The United States Of America As Represented By The Secretary Of The Navy||Method of nanometer lithography|
|US5130172 *||Oct 26, 1989||Jul 14, 1992||The Regents Of The University Of California||Low temperature organometallic deposition of metals|
|US5169685 *||Nov 1, 1990||Dec 8, 1992||General Electric Company||Method for forming non-columnar deposits by chemical vapor deposition|
|1||D. S. Y. Hsu et al., "20 nm linewidth platinum pattern fabrication using conformal effusive-source molecular precursor deposition and sidewall lithography", J. Vacuum Sci. & Tech. B 10(5) 2251-2258 (Sep./Oct. 1992).|
|2||*||D. S. Y. Hsu et al., 20 nm linewidth platinum pattern fabrication using conformal effusive source molecular precursor deposition and sidewall lithography , J. Vacuum Sci. & Tech. B 10(5) 2251 2258 (Sep./Oct. 1992).|
|3||M. J. Rand, "Chemical Vapor Deposition of Thin-Film Platinum", J. Electrom. Soc'y: Solid State Sci. & Tech. 120 (5) 686-693 (May 1973).|
|4||*||M. J. Rand, Chemical Vapor Deposition of Thin Film Platinum , J. Electrochem. Soc y: Solid State Sci. & Tech. 120 (5) 686 693 (May 1973).|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5972124 *||Aug 31, 1998||Oct 26, 1999||Advanced Micro Devices, Inc.||Method for cleaning a surface of a dielectric material|
|US6004399 *||Jan 15, 1997||Dec 21, 1999||Cypress Semiconductor Corporation||Ultra-low particle semiconductor cleaner for removal of particle contamination and residues from surface oxide formation on semiconductor wafers|
|US6025205 *||Jan 5, 1998||Feb 15, 2000||Tong Yang Cement Corporation||Apparatus and methods of forming preferred orientation-controlled platinum films using nitrogen|
|US6054331 *||Jan 5, 1998||Apr 25, 2000||Tong Yang Cement Corporation||Apparatus and methods of depositing a platinum film with anti-oxidizing function over a substrate|
|US6143663 *||Jan 22, 1998||Nov 7, 2000||Cypress Semiconductor Corporation||Employing deionized water and an abrasive surface to polish a semiconductor topography|
|US6171180||Mar 31, 1998||Jan 9, 2001||Cypress Semiconductor Corporation||Planarizing a trench dielectric having an upper surface within a trench spaced below an adjacent polish stop surface|
|US6200896||Jan 22, 1998||Mar 13, 2001||Cypress Semiconductor Corporation||Employing an acidic liquid and an abrasive surface to polish a semiconductor topography|
|US6232231||Aug 31, 1998||May 15, 2001||Cypress Semiconductor Corporation||Planarized semiconductor interconnect topography and method for polishing a metal layer to form interconnect|
|US6281161||Sep 20, 1999||Aug 28, 2001||Micron Technology, Inc.||Platinum-containing materials and catalysts|
|US6302766||Sep 13, 1999||Oct 16, 2001||Cypress Semiconductor Corp.||System for cleaning a surface of a dielectric material|
|US6361415||Jan 17, 2001||Mar 26, 2002||Cypress Semiconductor Corp.||Employing an acidic liquid and an abrasive surface to polish a semiconductor topography|
|US6498097||Apr 13, 1998||Dec 24, 2002||Tong Yang Cement Corporation||Apparatus and method of forming preferred orientation-controlled platinum film using oxygen|
|US6534378||Aug 31, 1998||Mar 18, 2003||Cypress Semiconductor Corp.||Method for forming an integrated circuit device|
|US6566249||Nov 9, 1998||May 20, 2003||Cypress Semiconductor Corp.||Planarized semiconductor interconnect topography and method for polishing a metal layer to form wide interconnect structures|
|US6583022 *||Aug 27, 1998||Jun 24, 2003||Micron Technology, Inc.||Methods of forming roughened layers of platinum and methods of forming capacitors|
|US6750110||Jul 23, 1998||Jun 15, 2004||Micron Technology, Inc.||Continuous good step coverage CVD platinum metal deposition|
|US6828678||Mar 29, 2002||Dec 7, 2004||Silicon Magnetic Systems||Semiconductor topography with a fill material arranged within a plurality of valleys associated with the surface roughness of the metal layer|
|US6849946||Feb 7, 2001||Feb 1, 2005||Cypress Semiconductor Corp.||Planarized semiconductor interconnect topography and method for polishing a metal layer to form interconnect|
|US6861693||Aug 12, 1999||Mar 1, 2005||Micron Technology, Inc.||Continuous good step coverage CVD platinum metal deposition|
|US6969684||Apr 30, 2001||Nov 29, 2005||Cypress Semiconductor Corp.||Method of making a planarized semiconductor structure|
|US7060615||Dec 17, 2003||Jun 13, 2006||Micron Technology, Inc.||Methods of forming roughened layers of platinum|
|US7098503||Oct 19, 1999||Aug 29, 2006||Micron Technology, Inc.||Circuitry and capacitors comprising roughened platinum layers|
|US7291920||Aug 26, 2005||Nov 6, 2007||Micron Technology, Inc.||Semiconductor structures|
|US7300562||Sep 22, 2003||Nov 27, 2007||Semitool, Inc.||Platinum alloy using electrochemical deposition|
|US7719044||Aug 13, 2003||May 18, 2010||Micron Technology, Inc.||Platinum-containing integrated circuits and capacitor constructions|
|US9023711||May 14, 2014||May 5, 2015||Micron Technology, Inc.||Methods for forming a conductive material and methods for forming a conductive structure|
|US20040055895 *||Sep 22, 2003||Mar 25, 2004||Semitool, Inc.||Platinum alloy using electrochemical deposition|
|US20050000818 *||Jul 23, 2004||Jan 6, 2005||Semitool, Inc.||Method, chemistry, and apparatus for noble metal electroplating on a microelectronic workpiece|
|US20050230262 *||Apr 20, 2004||Oct 20, 2005||Semitool, Inc.||Electrochemical methods for the formation of protective features on metallized features|
|US20060063363 *||Aug 26, 2005||Mar 23, 2006||Marsh Eugene P||Semiconductor structures|
|US20080057687 *||Sep 1, 2006||Mar 6, 2008||Ngimat Co., A Georgia Corporation||Selective area deposition and devices formed therefrom|
|US20100124821 *||Nov 19, 2008||May 20, 2010||Micron Technology, Inc.||Methods for forming a conductive material, methods for selectively forming a conductive material, methods for forming platinum, and methods for forming conductive structures|
|WO2000013216A1 *||Aug 27, 1999||Mar 9, 2000||Micron Technology, Inc.||Capacitors comprising roughened platinum layers, methods of forming roughened layers of platinum and methods of forming capacitors|
|WO2001001462A1 *||Jun 23, 2000||Jan 4, 2001||Infineon Technologies Ag||Method for producing a noble-metal electrode|
|U.S. Classification||438/606, 438/686, 438/674, 257/E21.171, 438/942, 427/253|
|International Classification||C23C16/06, H01L21/285, C23C16/04|
|Cooperative Classification||Y10S438/942, H01L21/28562, C23C16/06, C23C16/042|
|European Classification||C23C16/06, H01L21/285B4H2, C23C16/04B|
|Mar 23, 1994||AS||Assignment|
Owner name: UNITED STATES OF AMERICA, THE, AS REPRESENTED BY T
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HSU, DAVID S. Y.;REEL/FRAME:006918/0203
Effective date: 19930730
|Nov 18, 1997||FPAY||Fee payment|
Year of fee payment: 4
|Jan 9, 2002||REMI||Maintenance fee reminder mailed|
|Jun 14, 2002||LAPS||Lapse for failure to pay maintenance fees|
|Aug 13, 2002||FP||Expired due to failure to pay maintenance fee|
Effective date: 20020614