Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS5328861 A
Publication typeGrant
Application numberUS 07/968,382
Publication dateJul 12, 1994
Filing dateOct 29, 1992
Priority dateNov 25, 1991
Fee statusPaid
Publication number07968382, 968382, US 5328861 A, US 5328861A, US-A-5328861, US5328861 A, US5328861A
InventorsTatsuya Miyakawa
Original AssigneeCasio Computer Co., Ltd.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Method for forming thin film transistor
US 5328861 A
Abstract
An amorphous semiconductor layer is deposited on an insulating substrate, and an excimer laser is radiated thereon, and thus the amorphous is crystallized. A silicon oxide layer is deposited on the semiconductor layer, and a silicon nitride layer is deposited on the silicon oxide layer to be thicker than the silicon oxide layer. Thereafter, a gate electrode is formed on the silicon nitride layer. Thus, there is provided a method for a thin film transistor having a good mobility of carriers and a good characteristic of a breakdown voltage in that a gate insulating film is formed of a double-layer structure having the silicon oxide and silicon nitride layers.
Images(3)
Previous page
Next page
Claims(9)
What is claimed is:
1. A method for manufacturing a thin film transistor comprising the steps of:
forming a polysilicon semiconductor layer having a source region, a drain region, and a channel region, on an insulating substrate;
directly depositing a two-layer gate insulating film on said polysilicon semiconductor layer, said two-layer gate insulating film having:
a silicon oxide layer formed on said channel region of said polysilicon semiconductor layer by a sputtering process; and
a silicon nitride layer formed on said silicon oxide layer by a plasma CVD process, said silicon nitride layer having a thickness that is greater than a thickness of said silicon oxide layer; and then
forming a gate electrode on said silicon nitride layer; and
forming a source electrode and a drain electrode on said source region and said drain region of said polysilicon semiconductor layer, respectively.
2. The method according to claim 1, wherein the thickness of said silicon oxide layer is 100 to 400 Å.
3. The method according to claim 1, wherein the thickness of said silicon nitride layer is 1000 to 2000 Å.
4. The method according to claim 1, wherein said polysilicon semiconductor layer forming step includes a step of depositing an amorphous silicon, and a step of crystallizing said armorphous silicon to form said polysilicon semiconductor layer.
5. The method according to claim 4, wherein said amorphous silicon crystallizing step includes an excimer laser radiation step to form said polysilicon semiconductor layer.
6. The method according to claim 1, wherein said polysilicon semiconductor layer forming step includes a step of implanting dopants in said source region and said drain region, and a step of activating said dopants.
7. The method according to claim 6, wherein said dopant activation step includes a step of radiating an excimer laser on said dopant.
8. The method according to claim 4, wherein the thickness of said silicon oxide layer is 100 to 400 Å.
9. The method according to claim 4, wherein the thickness of said silicon nitride layer is 1000 to 2000 Å.
Description
BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a method for forming a thin film transistor and, more particularly to a method for forming a thin film transistor, which can obtain good characteristics at a low temperature.

2. Description of the Related Art

A thin film transistor is used in a device having an large area and a transmittancy, which cannot be formed on a monocrystalline wafer, such as a liquid crystal display. In such a device, glass material having the transmittancy and the low cost is used as a base material. Since a melting point of glass material is low, glass material cannot be applied to the conventional method for forming the transistor on the monocrystalline wafer. For example, in the case where the conventional monocrystalline wafer is used, a gate insulating film is generally formed by thermally oxidizing a silicon wafer. However, in this thermal oxidation method, since a high temperature treatment such as 1000 to 1300 C. is performed, this thermal oxidation method cannot be applied to the case that base material is glass having a low melting point.

In other words, all processes for forming the thin film transistor must be performed at a low temperature as compared with the method for forming the transistor on the monocrystalline wafer. In addition, peculiar characteristics of amorphous or polycrystalline semiconductors, which are different from the characteristics of a monocrystalline semiconductor, must be added to the thin film transistor. Therefore, if the conventional manufacturing method is directly used in forming the thin film transistor, the characteristics are largely lowered. Particularly, the method for forming the gate insulating film is an important point. As a method for forming the gate insulating film at a low temperature, there is known the method in which silicon oxide or silicon nitride is deposited by CVD (Chemical Vapor Deposition). A silicon nitride gate insulating film can obtain a good breakdown voltage. However, a characteristic of a surface boundary between the silicon nitride gate insulating film and a thin film semiconductor layer is deteriorated. Particularly, the mobility of the positive hole is low, and the value of the mobility of the hole is lower than that of an electron by one digit. On the other hand, a characteristic of a surface boundary between the silicon oxide gate insulating film and the thin film semiconductor layer is relatively good. However, there is a disadvantage in that the breakdown voltage of the silicon oxide film is inferior to that of the silicon nitride film.

SUMMARY OF THE INVENTION

An object of the present invention is to provide a method for forming a thin film transistor which can obtain good characteristics of mobility and breakdown voltage.

The method for forming a thin film transistor of the present invention comprises the steps of forming a semiconductor layer having a source region, a drain region, and a channel region on an insulating substrate, directly depositing a silicon oxide layer on the channel region of the semiconductor layer, depositing a silicon nitride layer on the silicon oxide layer to be thicker than the silicon oxide layer, and forming a gate electrode on the silicon nitride layer and forming a source electrode and a drain electrode on the source region and the drain region of the semiconductor layer, respectively.

Additional objects and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention. The objects and advantages of the invention may be realized and obtained by means of the instrumentalities and combinations particularly pointed out in the appended claims.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate a presently preferred embodiment of the invention, and together with the general description given above and the detailed description of the preferred embodiment given below, serve to explain the principles of the invention.

FIG. 1 is an enlarged cross sectional view showing a field effect type thin film transistor formed by a method for forming a thin film transistor of the present invention;

FIG. 2 is a flow chart showing the processes of the method for forming the thin film transistor of the present invention;

FIG. 3 is a VG -ID characteristic view of a P-MOS FETTFT formed by the method for forming the thin film transistor of the present invention; and

FIG. 4 is a VG -ID characteristic view of an N-MOS FETTFT formed by the method for forming the thin film transistor of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

FIG. 1 shows an embodiment of a non-memory type field effect thin film transistor formed by a method for forming a thin film transistor of the present invention.

The non-memory type field effect thin film transistor is formed on an insulating substrate 1 formed of glass or the like. The thin film transistor comprises a semiconductor layer 2, a gate insulating layer 3, a gate electrode 4, a passivating insulating film 5, and source and drain electrodes 7.

The semiconductor layer 2 is island-formed of polysilicon, and has a channel region 2a at a substantially central portion, and source and drain regions 2b, in which dopant such as phosphorus and boron is diffused, on both sides of the channel region 2a.

The gate insulating layer 3 comprises a silicon oxide layer (SiO2) 3a which is deposited on the semiconductor layer 2, and a silicon nitride layer (Si3 N4) 3b which is deposited on the silicon oxide layer 3a. The silicon oxide layer 3a is formed to have a uniform thickness of 100 to 400 Å over the whole region, preferably 250 Å, and a good surface boundary between the silicon oxide layer 3a and the semiconductor layer 2 is formed. The silicon nitride layer 3b is formed to have a uniform thickness of 1000 to 2000 Å, preferably 1600 Å over the whole region, so that the breakdown characteristic of the gate insulating film 3 is enhanced. The silicon nitride layer 3b is formed of Si3 N4 whose atomic composition ratio Si/N is the stoichiometric ratio of 0.75. In this case, the important point is that the silicon nitride film 3b is thicker than the silicon oxide film 3a. Thereby, mobility of carriers of the semiconductor layer 2 can be increased and a sufficient breakdown characteristic can be reserved.

The gate electrode 4 and the source and drain electrodes 7 are formed of conductive material such as aluminum. The source and drain electrodes 7 are respectively electrically connected to the source and drain regions 2b through through holes 6 which are formed in the passivating film 5, the silicon nitride layer 3b and the silicon oxide layer 3a.

The method for forming the field effect type thin film transistor will be explained with reference to the forming processes shown in FIG. 2.

In a semiconductor layer deposition process 21, an amorphous silicon film having a thickness of about 500 Å is deposited on the entire upper surface of the insulating substrate 1 by plasma CVD so as to form the semiconductor layer 2. In a polycrystalization process 22, the amorphous silicon film is crystallized by irradiating an XeCl excimer laser on the amorphous silicon film, so that a polysilicon film is formed. In an ion implantation process 23, photoresist is used as a mask, and dopants are implanted into the polysilicon film where the source and drain regions 2b are to be formed by an ion implantation device. Thereafter, the photoresist as an ion-implanted mask is etched and thus removed. In an impurity activation process 24, an XeCl excimer laser is irradiated on the ion-implanted portions, so that the ion-implanted impurities are activated. In an isolation process 25, an unnecessary part of the polysilicon film is etched by using a conventional photolithographic technique, so that and the semiconductor layer 2 is island-formed on the upper surface of the insulating substrate 1. As already explained, under this state, since dopant is implanted in the ion-implantation process 23, the central portion of the semiconductor layer 2 in which no dopant is implanted is used as a channel region 2a, and both side portions are used as source and drain regions 2b in which dopants are diffused.

In a gate insulating film depesition process 26, the silicon oxide (SiO2) layer 3a having a thickness of about 100 to 400 Å, preferably 250 Å is deposited on the entire surfaces of the semiconductor layer 2 and the insulating substrate 1 by sputtering. In this case, an inactive gas ion is made to collide with a target which is formed of SiO2, and SiO2, which comes out of the target, is deposited on the semiconductor layer 2 which is formed of polysilicon. Then, the silicon nitride (Si3 N4) layer 3b is deposited on the upper surface of SiO2 layer 3a by plasma CVD to have a thickness of about 1000 to 2000 Å, preferably about 1600 Å. In a gate electrode deposition process 27, the gate electrode 4, which is formed of aluminum or chrome, is deposited and patterned to have a thickness of about 1000 Å on the upper surface of that portion of Si3 N4 layer 3 b, which corresponds to the channel region 2a by sputtering and etching. In a passivating film deposition process 28, the passivating film 5 which is formed of silicon nitride, is deposited to have a thickness of 3000 Å on the entire surfaces of the gate electrode 4 and the gate insulating film 3 by plasma CVC. In source and drain electrodes deposition process, the through holes 6 are formed through the parts of the passivating film 5 and the gate insulating film 3, which correspond to the source and drain regions 2b. Thereafter, the source and drain electrodes 7, which are formed of aluminum, are deposited and patterned to have a thickness of 5000 Å in the through holes 6 and on predetermined portions of the upper surface of the passivating film 5 by sputtering and etching. In this manner, the field electric type thin film transistor shown in FIG. 1 is manufactured.

According to the above-explained field electric type thin film transistor, the gate insulating film 3 has a double-layer structure formed of silicon oxide layer 3a having a good surface boundary between the gate layer 3a and silicon nitride layer 3b, the silicon oxide insulating layer (SiO2 layer) 3a and the semiconductor layer 2 is formed on the semiconductor layer 2, and silicon nitride layer 3b having a high breakdown voltage is formed on the silicon oxide layer 3a to be thicker than the silicon oxide layer 3a. Therefore, there can be formed a good surface boundary between the gate insulating film 3 and the semiconductor layer 2, and the breakdown characteristic of the insulating film 3 can be enhanced.

FIG. 3 is a VG -ID characteristic view in the case that a P-MOS field electric type thin film transistor of FIG. 1 is formed in a state that boron is used as dopant, which is diffused in the source and drain regions 2b.

FIG. 4 is a VG -ID characteristic view in the case that an N-MOS field electric type thin film transistor of FIG. 1 is formed in a state that phosphorous is used as dopant, which is diffused in the source and drain regions 2b. As is understood from both figures, in both thin film transistors, an ION /IOFF ratio having seven or more digits can be obtained and sufficient mobility can be also obtained. In this case, though data is not shown, when the silicon oxide layer 3a was formed by not sputtering but plasma CVD, such characteristics was not obtained. In addition, it was confirmed that the transistor characteristics such as a threshold voltage and the like were deteriorated, and the silicon oxide layer 3a was preferably deposited by sputtering.

Moreover, the breakdown voltage was measured when the thickness of the silicon oxide layer 3a and that of the silicon nitride layer were set to 250 Å and 1600 Å, respectively. As a result, no problem was generated even if the voltage of 100 V was applied thereto (wherein about 50 V corresponds to 1 MV/cm). In order to compared with the present invention, several tens of thin film transistors having the gate insulating film, which was formed on only the silicon oxide layer having a thickness of 952 Å, that is the same electrostatic capacity as that of the gate insulating film 3 of the present invention were formed. As a result, defects were generated in these transistors by the applied voltage of 30 to 90 V.

According to the above points, it was confirmed that the method for forming the thin film transistor of the present invention was excellent in the characteristics such as the mobility of carriers, the breakdown voltage, and the like.

Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details, and illustrated examples shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4232327 *Nov 13, 1978Nov 4, 1980Rca CorporationExtended drain self-aligned silicon gate MOSFET
US4264376 *Aug 15, 1979Apr 28, 1981Hitachi, Ltd.Method for producing a nonvolatile memory device
US4266985 *May 18, 1979May 12, 1981Fujitsu LimitedProcess for producing a semiconductor device including an ion implantation step in combination with direct thermal nitridation of the silicon substrate
US4885616 *Aug 21, 1987Dec 5, 1989Seiko Instruments Inc.Thin film display device with thin amorphous channel
US4951113 *Nov 7, 1988Aug 21, 1990Xerox CorporationSimultaneously deposited thin film CMOS TFTs and their method of fabrication
JPH0265274A * Title not available
JPH0418524A * Title not available
JPH0485969A * Title not available
JPH01209764A * Title not available
JPS5522878A * Title not available
JPS61150385A * Title not available
Non-Patent Citations
Reference
1Sera et al; "High Performance TFT's Fabricated by XeCl Excimer Laser Annealing of Hydrogenated Amorphous Silicon Film"; IEEE 1989, Electron Device, pp. 2888-2871.
2 *Sera et al; High Performance TFT s Fabricated by XeCl Excimer Laser Annealing of Hydrogenated Amorphous Silicon Film ; IEEE 1989, Electron Device, pp. 2888 2871.
3Wolf, "Silicon Processing for the VLSI Era" vol. 2, 1986, pp. 20-22.
4 *Wolf, Silicon Processing for the VLSI Era vol. 2, 1986, pp. 20 22.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US5512494 *Nov 29, 1994Apr 30, 1996Nec CorporationMethod for manufacturing a thin film transistor having a forward staggered structure
US5547682 *Jul 20, 1994Aug 20, 1996Bioquest, IncorporatedReticulendothelial system contrast agent for use in magnetic resonance imaging
US5620906 *Feb 28, 1995Apr 15, 1997Semiconductor Energy Laboratory Co., Ltd.Method for producing semiconductor device by introducing hydrogen ions
US5624851 *Mar 8, 1994Apr 29, 1997Semiconductor Energy Laboratory Co., Ltd.Process of fabricating a semiconductor device in which one portion of an amorphous silicon film is thermally crystallized and another portion is laser crystallized
US5677549 *May 12, 1995Oct 14, 1997Semiconductor Energy Laboratory Co., Ltd.Semiconductor device having a plurality of crystalline thin film transistors
US5897345 *Feb 21, 1997Apr 27, 1999Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and process for fabricating the same
US5897346 *Nov 27, 1996Apr 27, 1999Semiconductor Energy Laboratory Co., Ltd.Heating silicon semiconductor film after introduction of hydrogen ions by plasma doping; solves problems of off current and interface levles
US5913113 *Feb 24, 1997Jun 15, 1999Lg Electronics Inc.Method for fabricating a thin film transistor of a liquid crystal display device
US5917225 *Sep 26, 1996Jun 29, 1999Semiconductor Energy Laboratory Co., Ltd.Insulated gate field effect transistor having specific dielectric structures
US6083779 *Feb 5, 1999Jul 4, 2000Lg Electronics IncMethod for fabricating a thin film transistor of a liquid crystal device
US6133620 *Dec 29, 1998Oct 17, 2000Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and process for fabricating the same
US6174757Mar 19, 1999Jan 16, 2001Semiconductor Energy Laboratory Co., Ltd.Method for producing semiconductor device
US6323528Jul 29, 1998Nov 27, 2001Semiconductor Energy Laboratory Co,. Ltd.Semiconductor device
US6462403Aug 21, 2000Oct 8, 2002Semiconductor Energy Laboratory Co., Ltd.Semiconductor device comprising thin film transistors having a passivation film formed thereon
US6482687Apr 24, 2001Nov 19, 2002Semiconductor Energy Laboratory Co., Ltd.Laser processing method
US6495404May 21, 1999Dec 17, 2002Semiconductor Energy Laboratory Co., Ltd.Laser processing method
US6534350 *Aug 2, 2001Mar 18, 2003Industrial Technology Research InstituteMethod for fabricating a low temperature polysilicon thin film transistor incorporating channel passivation step
US6624450Jan 25, 1999Sep 23, 2003Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for forming the same
US6639279 *Jan 18, 2000Oct 28, 2003Lg. Philips Lcd Co., Ltd.Semiconductor transistor having interface layer between semiconductor and insulating layers
US6709906Dec 19, 2000Mar 23, 2004Semiconductor Energy Laboratory Co., Ltd.Method for producing semiconductor device
US6753213Nov 6, 2002Jun 22, 2004Semiconductor Energy Laboratory Co., Ltd.Laser processing method
US6777354Aug 20, 2003Aug 17, 2004Lg Philips Lcd Co., Ltd.Semiconductor device and method of manufacturing the same
US6822261Oct 18, 2001Nov 23, 2004Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for forming the same
US6890840Nov 27, 2002May 10, 2005Semiconductor Energy Laboratory Co., Ltd.Method of manufacturing a semiconductor device, utilizing a laser beam for crystallization
US6929831 *Sep 13, 2002Aug 16, 2005Trikon Holdings LimitedPlasma vapor deposition of silicon nitride; dissociation of nitrogen using hydrogen
US7011996 *May 22, 2003Mar 14, 2006Nec Lcd Technologies, Ltd.Method of manufacturing thin film transistor
US7368751 *Sep 12, 2003May 6, 2008Tpo Hong Kong Holding LimitedMethod of manufacturing an electronic device comprising a thin film transistor
US7374984 *Oct 29, 2004May 20, 2008Randy HoffmanMethod of forming a thin film component
US7442593 *Jul 6, 2006Oct 28, 2008Renesas Technology Corp.Method of manufacturing semiconductor device having conductive thin films
US7449376May 4, 2005Nov 11, 2008Semiconductor Energy Laboratory Co., Ltd.Method of manufacturing a semiconductor device
US7569408Apr 30, 1997Aug 4, 2009Semiconductor Energy Laboratory Co., Ltd.Semiconductor device and method for forming the same
US7700995Sep 6, 2006Apr 20, 2010Sharp Kabushiki KaishaSemiconductor device and display device
US7768080Jul 30, 2007Aug 3, 2010Hewlett-Packard Development Company, L.P.Multilayer dielectric
US7799624 *Apr 16, 2008Sep 21, 2010Hewlett-Packard Development Company, L.P.Method of forming a thin film component
US8143128Jul 9, 2010Mar 27, 2012Hewlett-Packard Development Company, L.P.Multilayer dielectric defect method
US20120097967 *Sep 23, 2011Apr 26, 2012Bo-Kyung ChoiOrganic light-emitting display device and method of manufacturing the same
WO2002007207A1 *Jul 4, 2001Jan 24, 2002Koninkl Philips Electronics NvThin film transistors and their manufacture
Classifications
U.S. Classification438/151, 438/166, 257/E29.151, 148/DIG.150, 148/DIG.90, 438/287, 257/E21.413
International ClassificationH01L21/336, H01L29/786, H01L21/318, H01L29/49, H01L29/78
Cooperative ClassificationY10S148/09, Y10S148/15, H01L29/4908, H01L29/66757
European ClassificationH01L29/66M6T6F15A2, H01L29/49B
Legal Events
DateCodeEventDescription
Aug 6, 2013ASAssignment
Owner name: SAMSUNG DISPLAY CO., LTD., KOREA, REPUBLIC OF
Effective date: 20130729
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:REMSEN INNOVATION, LLC;REEL/FRAME:030951/0988
May 24, 2012ASAssignment
Owner name: REMSEN INNOVATION, LLC, DISTRICT OF COLUMBIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CASIO COMPUTER CO., LTD.;REEL/FRAME:028265/0258
Effective date: 20120510
Dec 16, 2005FPAYFee payment
Year of fee payment: 12
Dec 20, 2001FPAYFee payment
Year of fee payment: 8
Dec 31, 1997FPAYFee payment
Year of fee payment: 4
Oct 29, 1992ASAssignment
Owner name: CASIO COMPUTER CO., LTD., JAPAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:MIYAKAWA, TATSUYA;REEL/FRAME:006317/0530
Effective date: 19921020