|Publication number||US5384283 A|
|Application number||US 08/166,183|
|Publication date||Jan 24, 1995|
|Filing date||Dec 10, 1993|
|Priority date||Dec 10, 1993|
|Also published as||EP0657923A2, EP0657923A3|
|Publication number||08166183, 166183, US 5384283 A, US 5384283A, US-A-5384283, US5384283 A, US5384283A|
|Inventors||Richard E. Gegenwarth, Anthony F. Arnold|
|Original Assignee||International Business Machines Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (14), Referenced by (23), Classifications (29), Legal Events (5)|
|External Links: USPTO, USPTO Assignment, Espacenet|
1. Field of the Invention
The present invention generally relates to a method of making integrated circuit (IC) chips to substrates and, more particularly, to a process which provides a protecting resist of a ball limiting metal (BLM) during etch process resulting in the formation of an ideal contact structure.
2. Description of the Prior Art
In recent years, several methods of making integrated circuit chip to substrate connections have been developed. A well-known technique for connecting the chip to a carrier is the Controlled Collapse Chip Connection (C-4) technique developed by the International Business Machines Corp. (IBM) which allows a plurality of input/output (I/O) terminals to be close together. Another well-known technique for packaging chips or carriers is the Tape Automated Bonding (TAB) technique. TAB packaging involves the use of a web of material to carry, electrically conductive leads which provide connections between the chip and the outside world. Another method is to use a molybdenum mask containing holes in the appropriate locations and to evaporate successive layers of chromium (Cr), copper (Cu) and gold (Au) and a lead/tin (PbSn) solder through the mask onto the wafer.
The conventional methods of forming the metal bumps on a semiconductor substrate has the shortcoming that the bonding force of the bumps on the substrate is not sufficient, because the etchant used in the process etches the electrode pads. U.S. Pat. No. 4,293,637 to Hatada et al. discloses an improvement in which strong metal bumps are made, undesirable etching of external lead wires of the semiconductor device is avoided, and metal bumps of substantially uniform height even on different kinds of regions are made.
U.S. Pat. No. 4,273,859 to Mones et al. provides an improved method of forming raised input/output terminals, or I/O bumps, on the top surface of integrated circuits (IC) chips while the IC chips are still integral; i.e., IC elements of a single crystal silicon wafer.
U.S. Pat. No. 5.010,389 to Gansauge et al. relates to the packaging of electronic components on a carrier, preferably on a silicon carrier, and particularly to an IC chip packaging structure which comprises on a substrate different terminals for different packaging or connection techniques.
Japanese Application Nos. 63-18665 and 57-226135 show semiconductor devices in which barrier metals are "stepped" to strengthen contact ball connection.
U.S. Pat. No. 4,861,425 to Greer et al. shows one of the lift-off processes in the art of semiconductor terminal metallurgy, which provides an improved method for the formation and fabrication of terminal metallurgy of integrated circuits. A process is described for selective removal of unwanted metallization from the surface of a semiconductor device.
Another method of forming thin film patterns in the fabrication of integrated circuits utilizing a lift-off mask is shown in U.S. Pat. No. 4,272,561 issued to Rothman et al. This invention relates to a method of depositing thin films, particularly thin films such as metallic films, in the fabrication of integrated circuits.
U.S. Pat. No. 5,027,188 to Owada et al. shows a semiconductor integrated circuit device and, more particularly, a technique which is useful when applied to a semiconductor integrated circuit device of a so-called "flip-chip" system in which a semiconductor chip is mounted to a substrate through solder bumps.
While the art IC chip to carrier connections is well developed, as represented by prior art described above, there remain some problems inherent in this technology. These problems include the etching of one metal in the presence of others, all of which have different electrochemical potentials and anodic reactions, the creation of a stepped structure, and the alignment of the exposure mask.
It is therefore an object of the present invention to provide a method of making integrated circuit chip to substrate connections which gives control of such factors as stress, adhesion and the like based on an etched outer rim of metal.
It is another object of the invention to provide a chip to carrier mounting technique using a self-aligned resist which is a simple and inexpensive process requiring no mask or alignment.
It is a further object of the invention to provide a chip mounting process that uses a resist solution surface tension to control its distribution around features (i.e., metal balls or spheroids) which form the I/O contacts of the chip.
This invention is a modified form of the C-4 (Controlled Collapse Chip Connection) technology. In this invention, a blanket layer of CrCu is deposited over a completed wafer which has terminal vias etched in the final insulator. Then PbSn solder is electrolytically plated through a photoresist mask. After the plating is done, the resist is removed and the Cu is etched using the solder dot as a mask, and then the solder dots are melted to form spheroid or ball shapes. Next, a positive photoresist is applied in a manner that distributes the photoresist around the base of the solder balls. The solder balls are then used as a self-aligned exposure mask. Since the photoresist under the balls is not exposed, each ball has a concentric layer of resist at the base after exposure and development. This concentric layer of resist protects the Cu/PbSn interface and is used as the mask for etching excess Cr. The resist is then removed.
In some applications, the process can be modified by not melting the solder dots. Even if the solder dots are not melted first to produce the spheroid shape to protect the photoresist from light exposure, some benefit of the process are still realized. This is because the photoresist is thicker at the bases of the solder dots, and the photoresist is less easily exposed in those areas because of the increased thickness.
The foregoing and other objects, aspects and advantages will be better understood from the following detailed description of a preferred embodiment of the invention with reference to the drawings, in which:
FIG. 1 is a cross-sectional view of the wafer which shows the first step of this invention;
FIG. 2 is a cross-sectional view of the water which shows the next step of the invention in which a spheroid of solder is formed; and
FIG. 3 is a cross-sectional view of the wafer which shows the final stage of the invention in which a self-aligned exposure mask formed at the base of the solder ball is shown.
Referring now to the drawings, and more particularly to FIG. 1, there is shown in cross section the silicon (Si) wafer substrate 10 having formed on one surface and aluminum (Al) contact 11. An insulator layer 12 is formed over the substrate 10 and a via is etched in the insulator layer 12 to expose the contact 11. The processes for forming the aluminum contact 11 on the substrate 10 and the insulator layer are conventional, as is the process for etching the via in the insulator layer 12 to expose the contact 11.
In this invention, a blanket of chromium (Cr) 13 is first deposited onto a completed wafer which has terminal vias etched in the final insulator, followed by a blanket of copper (Cu) 14. A photoresist is then applied and patterned. A lead/tin (PbSn) solder 15 is plated through the mask and resist is removed to form the structure shown in FIG. 1.
Next, as shown in FIG. 2, the Cu layer 14 is etched using the PbSn dot 15 as a mask. For this etching process, suitable etchants such as ammonium persulfate with sulfuric acid can be used. Then the solder is melted in a hydrogen environment to form a ball.
Finally, a positive photoresist is applied by spraying, by spinning or by means of an extrusion tool to provide a thin, uniform coating. The critical feature of this invention is that the resist must be allowed to wet in such a way that the liquid can distribute itself uniformly around the balls based on its surface tension. Control of this process is achieved by setting conditions such that premature evaporation of photoresist solvent does not occur before the liquid distributes itself around each solder ball. Factors that affect this condition are the choice of solvent based on volatility limits, amount of solvent dilution, (if spin coating) spin speed avoiding higher speeds, and slow temperature increase to bake solvent (with the wafer held horizontally) rather than evaporation by air flow. Such conditions are different from typical photoresist application processes.
The solder balls 15 are then used as a self-aligned exposure mask since the resist under the ball will not be exposed. After blanket exposure and development, each ball has a concentric layer of resist 16 at the base as shown in FIG. 3. The Cr layer 13 is then etched from all areas except where covered by the solder ball 15 or the resist 16. Subsequently, the resist is dissolved in a solvent such as acetone, and the waters are ready for testing.
During the process of etching the Cu and Cr metals in the presence of PbSn solder, one must choose etchants that do not attack the solder or which only mildly attack the solder. Of course, different etchants are used to etch each of the individual layers and one must choose them carefully to avoid attack of previously etched layers.
The reliability of C-4 Technology is enhanced by making the diameter of the Cr disc, under the Cu disc, larger. The method according to the invention as disclosed herein assures that the Cr disc will be larger than the Cu disc and simultaneously provides a protective coating to cover the Cu/PbSn interface, the Cu edge and the Cu/Cr interface while etching the Cr layer.
The same process can be used if evaporation of PbSn is performed rather than electroplating of PbSn. A blanket layer of BLM (ball limiting metal) would be deposited. A Riston lift-off mask or a Molybdenum (Mo) lift-off mask would then be used to mask the PbSn. Again, after etching Cu, the solder would be reflowed in hydrogen and the resist applied for protection during Cr etching.
There are other extensions of this process whereby one could sputter deposit Cr in compression and evaporate CrCuAu in tension to reduce the film stress.
Another extension is to sputter Cr to control stress levels and adhesion to certain insulators, such as polyimide, and then evaporate CrCuAu and PbSn through a Molybdenum lift-off mask. Again, the same resist application, etching of the base Cr layer and resist removal sequence used to leave a rim of Cr around each solder ball can be employed.
Still other extensions can be foreseen whereby other metal layers are used, such as Ti/Ni/Cu/Au, Cr/phased CrCu/Cu, or TiW/Cu/Ni, etc., in place of the CrCu described above.
The process can also be modified by not melting the solder dots. Even if the solder dots are not melted first to produce the spheroid shape shown in FIG. 2 thus protecting the photoresist from light exposure, some benefit of the process are still realized. This is because the photoresist is thicker at the bases of the solder dots, and the photoresist is less easily exposed in those areas because of the increased thickness.
Although the invention has been described in terms of a single preferred embodiment, those skilled in the art will recognize that the invention can be practiced with modification within the spirit and scope of the appended claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4272561 *||May 29, 1979||Jun 9, 1981||International Business Machines Corporation||Hybrid process for SBD metallurgies|
|US4273859 *||Dec 31, 1979||Jun 16, 1981||Honeywell Information Systems Inc.||Method of forming solder bump terminals on semiconductor elements|
|US4293637 *||Oct 5, 1979||Oct 6, 1981||Matsushita Electric Industrial Co., Ltd.||Method of making metal electrode of semiconductor device|
|US4427715 *||Jul 26, 1982||Jan 24, 1984||National Semiconductor Corporation||Method of forming expanded pad structure|
|US4742023 *||Aug 19, 1987||May 3, 1988||Fujitsu Limited||Method for producing a semiconductor device|
|US4861425 *||Aug 22, 1988||Aug 29, 1989||International Business Machines Corporation||Lift-off process for terminal metals|
|US5010389 *||May 29, 1990||Apr 23, 1991||International Business Machines Corporation||Integrated circuit substrate with contacts thereon for a packaging structure|
|US5027188 *||Sep 13, 1989||Jun 25, 1991||Hitachi, Ltd.||Semiconductor integrated circuit device in which a semiconductor chip is mounted with solder bumps for mounting to a wiring substrate|
|US5171711 *||Oct 17, 1991||Dec 15, 1992||Mitsubishi Denki Kabushiki Kaisha||Method of manufacturing integrated circuit devices|
|US5268072 *||Aug 31, 1992||Dec 7, 1993||International Business Machines Corporation||Etching processes for avoiding edge stress in semiconductor chip solder bumps|
|US5298459 *||Mar 5, 1991||Mar 29, 1994||Seiko Epson Corporation||Method of manufacturing semiconductor device terminal having a gold bump electrode|
|JPH01194336A *||Title not available|
|JPS59117135A *||Title not available|
|JPS63305533A *||Title not available|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5492235 *||Dec 1, 1994||Feb 20, 1996||Intel Corporation||Process for single mask C4 solder bump fabrication|
|US5620611 *||Jun 6, 1996||Apr 15, 1997||International Business Machines Corporation||Method to improve uniformity and reduce excess undercuts during chemical etching in the manufacture of solder pads|
|US5796168 *||Sep 6, 1996||Aug 18, 1998||International Business Machines Corporation||Metallic interconnect pad, and integrated circuit structure using same, with reduced undercut|
|US5953623 *||Apr 10, 1997||Sep 14, 1999||International Business Machines Corporation||Ball limiting metal mask and tin enrichment of high melting point solder for low temperature interconnection|
|US6002172 *||Mar 12, 1997||Dec 14, 1999||International Business Machines Corporation||Substrate structure and method for improving attachment reliability of semiconductor chips and modules|
|US6121069 *||Sep 3, 1999||Sep 19, 2000||International Business Machines Corporation||Interconnect structure for joining a chip to a circuit card|
|US6251528||Jan 9, 1998||Jun 26, 2001||International Business Machines Corporation||Method to plate C4 to copper stud|
|US6251766||Sep 2, 1999||Jun 26, 2001||International Business Machines Corporation||Method for improving attachment reliability of semiconductor chips and modules|
|US6281581||Sep 2, 1999||Aug 28, 2001||International Business Machines Corporation||Substrate structure for improving attachment reliability of semiconductor chips and modules|
|US6297140||Sep 3, 1999||Oct 2, 2001||International Business Machines Corporation||Method to plate C4 to copper stud|
|US6740427||Sep 21, 2001||May 25, 2004||Intel Corporation||Thermo-mechanically robust C4 ball-limiting metallurgy to prevent failure due to die-package interaction and method of making same|
|US6743707 *||Dec 23, 2002||Jun 1, 2004||Advanced Semiconductor Engineering, Inc.||Bump fabrication process|
|US7196001 *||Feb 10, 2004||Mar 27, 2007||Intel Corporation||Copper-containing C4 ball-limiting metallurgy stack for enhanced reliability of packaged structures and method of making same|
|US7250678 *||Feb 10, 2004||Jul 31, 2007||Intel Corporation||Copper-containing C4 ball-limiting metallurgy stack for enhanced reliability of packaged structures and method of making same|
|US8952550||Jan 12, 2010||Feb 10, 2015||Intel Corporation||Copper-containing C4 ball-limiting metallurgy stack for enhanced reliability of packaged structures and method of making same|
|US20040159947 *||Feb 10, 2004||Aug 19, 2004||Madhav Datta|
|US20060076677 *||Oct 12, 2004||Apr 13, 2006||International Business Machines Corporation||Resist sidewall spacer for C4 BLM undercut control|
|US20060148233 *||Mar 1, 2006||Jul 6, 2006||Madhav Datta|
|US20100117229 *||Jan 12, 2010||May 13, 2010||Madhav Datta|
|US20110084387 *||Dec 20, 2010||Apr 14, 2011||Dubin Valery M||Designs and methods for conductive bumps|
|USRE40983 *||Oct 2, 2003||Nov 17, 2009||International Business Machines Corporation||Method to plate C4 to copper stud|
|DE19581952B4 *||Dec 18, 1995||Aug 30, 2007||Intel Corporation, Santa Clara||Process for controlled collapse chip connection - wherein ball-limiting metallurgy is etched in the presence of lead@-tin@ solder bumps|
|WO1997022989A1 *||Dec 18, 1995||Jun 26, 1997||Intel Corporation||Process for single mask c4 solder bump fabrication|
|U.S. Classification||438/614, 216/48, 257/E23.021, 216/40, 216/13, 257/E21.508|
|International Classification||H01L21/60, H01L29/43, H01L23/485, H01L21/28|
|Cooperative Classification||H01L2224/13111, H01L2924/01029, H01L2924/01078, H01L2924/01013, H01L2924/014, H01L2924/01024, H01L2924/0001, H01L2924/01005, H01L2924/01006, H01L24/13, H01L24/11, H01L2924/01022, H01L2924/01082, H01L2924/01079, H01L2924/01042, H01L2224/13099, H01L2924/14|
|European Classification||H01L24/11, H01L24/10|
|Dec 10, 1993||AS||Assignment|
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GEGENWARTH, RICHARD E.;ARNOLD, ANTHONY F.;REEL/FRAME:006813/0817
Effective date: 19931208
|Jun 19, 1998||FPAY||Fee payment|
Year of fee payment: 4
|Aug 13, 2002||REMI||Maintenance fee reminder mailed|
|Jan 24, 2003||LAPS||Lapse for failure to pay maintenance fees|
|Mar 25, 2003||FP||Expired due to failure to pay maintenance fee|
Effective date: 20030124