|Publication number||US5399233 A|
|Application number||US 07/969,290|
|Publication date||Mar 21, 1995|
|Filing date||Dec 4, 1992|
|Priority date||Dec 5, 1991|
|Publication number||07969290, 969290, PCT/1992/1586, PCT/JP/1992/001586, PCT/JP/1992/01586, PCT/JP/92/001586, PCT/JP/92/01586, PCT/JP1992/001586, PCT/JP1992/01586, PCT/JP1992001586, PCT/JP199201586, PCT/JP92/001586, PCT/JP92/01586, PCT/JP92001586, PCT/JP9201586, US 5399233 A, US 5399233A, US-A-5399233, US5399233 A, US5399233A|
|Inventors||Maki Murazumi, Yoshihiro Arimoto, Atsushi Fukuroda|
|Original Assignee||Fujitsu Limited|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (16), Non-Patent Citations (14), Referenced by (32), Classifications (17), Legal Events (4)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This invention relates to a semiconductor substrate having a SOI (silicon on insulator) structure and, more particularly, to a method of polishing one of two silicon wafers attached to each other through an insulation layer so that the polished silicon wafer is formed as a thin layer having a uniform thickness of about 1 μm or less.
With the increase in the density of packaging of semiconductor integrated circuits (ICs), the development of practical SOI substrates is being promoted. It is anticipated that SOI substrates will be used as an effective means for avoiding an increase in parasitic capacitance of transistors in high density ICs and occurrence of a latch-up phenomenon or the like in CMOS transistors.
In one method for manufacturing SOI substrates, two silicon wafers are attached with an SiO2 layer interposed therebetween, and in which one of the two silicon wafers is polished so that the thickness thereof is reduced to a predetermined value. If an ordinary polishing machine is used for this polishing, it is impossible to avoid the occurrence of non-uniformity in the reduced thickness of the polished silicon wafer to an extent of 1 μm or more in terms of total thickness variation (TTV), However, to realize desired device characteristics, in particular, a high-speed operation of a MOS FET, a substrate in which the thickness of a silicon layer is 0.1 to 1 μm is required. Further, with respect to SOI substrates for integrated circuits formed of fine CMOS elements having a channel length of 1 μm or less, a thin silicon layer having a thickness of, for example, 0.05 μm (500 Å) is required. Therefore, it is impossible for existing polishing machines to uniformly reduce the thickness of the whole of a silicon wafer having a diameter of, for example, 6 inches.
As methods for solving such problems relating to the accuracy of polishing machines, various methods have been proposed in which a stopper formed of a material more difficult to polish in comparison with silicon and having a predetermined thickness is formed in a silicon layer previously reduced in thickness to several microns, and in which the final thickness is controlled with such a stopper. This kind of method utilizes the difference between polishing speeds, for examples, of silicon and silicon oxide and is called selective polishing.
A stopper formed of a SiO2 layer having a thickness of 0.1 μm or less, for example, is embedded around chip regions or device formation regions defined in a silicon layer to be reduced in thickness to several microns. The silicon layer is polished so that the same thickness as that of the stopper. (Methods of this type are disclosed in Japanese Patent Laid-Open Publication Nos. 1-136328, 2-237066, 3-104224, and 3-108356).
FIG. 4 is a schematic cross-sectional view of an example of the above-described method. A silicon wafer 1 attached to another silicon wafer 2 forming a supporting substrate with an SiO2 layer 3 interposed therebetween is previously formed as a thin layer having a thickness of 3 to 4 μm, and a stopper 4 is formed of an SiO2 layer in regions where no devices will be formed.
The silicon wafer 2 is fixed on a polishing jig 5 and is rotated on a rotating shaft 5A while being pressed against an upper surface of a surface table 6. A piece of polishing cloth 7 formed of, for example, polyurethane in which a silica sand powder is mixed is attached to the upper surface of the surface table 6. In this state, an abrasive is supplied to the upper surface of the surface table 6 to polish the silicon wafer 1 until the stopper 4 is exposed. In this manner, the silicon wafer 1 is polished and formed into a thin layer having a thickness of 1 μm corresponding to that of the stopper 4.
However, if the silicon wafer 1 and the surface table 6 are not parallel to each other, the silicon wafer 1 is not polished uniformly and a state is exhibited in which the stopper 4 is exposed in a portion of the silicon wafer 1 so that the polishing speed is reduced, although the stopper 4 is not exposed yet in the other portion, as shown in FIG. 4(a). If polishing is further continued under this condition, a portion of the silicon wafer 1 is excessively polished so that the thickness thereof is smaller than that of the stopper 4. Thus, polishing may be performed while failing to make the stopper 4 function suitably. This is mainly because of an elastic deformation of the polishing cloth 7. A necessary condition for forming the silicon wafer 1 into a thin layer uniform through the entire polished area is that, when the stopper is partially exposed, the thickness of the wafer at the portion where the stopper is not exposed is also sufficiently reduced. That is, the variation in the thickness of the wafer 1 must be kept small in the selective polishing region in order to make the stopper function effectively.
An object of the present invention is to form a SOI substrate such as that described above so as to form a thin uniform substrate layer by effectively utilizing the function of stopper 4.
FIG. 1 is a diagram of the principle of a method of polishing a semiconductor substrate in accordance with the present invention. A SOI substrate 10 is placed on a surface table 8. The SOI substrate 10 is formed of a silicon wafer 2 forming a supporting substrate, and a silicon wafer 1 attached to the silicon wafer 2 with an SiO2 layer 3 interposed therebetween. The silicon wafer 1 is previously polished to have a thickness of about 3 to 4 μm, and grooves 1B are formed in the silicon wafer 1 so that island-like regions 1A each having a size (area) corresponding to a semiconductor chip are defined. For example, a stopper 4 formed of SiO2 and having a thickness of 1 μm is formed in each groove 1B. A polishing cloth 7 such as that used in the conventional method (see FIG. 4) is not attached the upper surface of the surface table 8.
The silicon wafer 1 of the substrate 10 placed on the surface table 8 is polished with a polishing jig 11. For example, the polishing jig 11 is a cylinder having a diameter larger than the size of each island-like region 1A and capable of rotating on an axis 11A perpendicular to the upper surface of the surface table 8. A sheet of polishing cloth 12 having approximately the same diameter as the polishing jig 11 and formed of, for example, polyurethane in which a fine silica sand powder is mixed is attached to a pressing surface of the polishing jig 11 facing the upper surface of the surface table 8. The surface of the silicon wafer 1 is uniformly scanned with the polishing jig 11 while the polishing cloth 12 is pressed on the silicon wafer 1. The entire surface of the silicon wafer 1 is polished until the stopper 4 is exposed. For example, this scanning is performed by moving the polishing jig 11 in directions along X- and Y-axes while fixing the surface table 8 or by rotating the surface table 8 while moving the polishing jig 11 on a straight line passing through the center of rotation of the surface table 8.
FIG. 1 is a diagram of the principle of a method of polishing a semiconductor substrate in accordance with the present invention;
FIGS. 2(a) to 2(e) are diagrams of a process in accordance with an embodiment of the present invention;
FIG. 3 is a diagram of a semiconductor substrate polishing machine in accordance with the embodiment of the present invention;
FIGS. 4(a) and 4(b) are diagrams for explaining the problem in the prior art; and
FIG. 5 is a graph of an example of an improvement in thickness uniformity attained by the invention.
An embodiment of the present invention will be described below with reference to the accompanying drawings. In the figures referred to hereinbelow, portions identical or corresponding to those in the figures referred to in the above are indicated by the same reference characters.
FIGS. 2(a) to 2(e) are diagrams of a process in accordance with the embodiment of the present invention. As shown in FIG. 2(a), a silicon wafer 1 having, for example, a diameter of 6 inches (150 mm) and a thickness of 500 mm is attached to another silicon wafer 2 forming a supporting substrate with a SiO2 layer 3 interposed therebetween. Thereafter, the silicon wafer 1 is reduced in thickness to, for example, 10 μm by grinding or the like and is polished by an ordinary polishing method using an abrasive such as colloidal silica to be formed as a thin layer having a thickness of 3 to 4 μm.
Then, as shown in FIG. 2(b), the silicon wafer 1 is etched by using a well-known photolithography technique so as to form grooves 1B from its surface to a position on the SiO2 layer 3. The silicon wafer 1 is thereby separated into island-like regions 1A. Each island-like region 1A may have any shape between a size corresponding to a chip region having one side of about 10 mm and a size corresponding to a device region having one side of about 10 μm. The width (W) of each groove 1B is set in the range between 0.1 μm and 1 to 2 mm according to the size of the island-like regions 1A.
Thereafter, as shown in FIG. 2(c), a SiO2 layer 40 is deposited over the entire surface of the silicon wafer 1, for example, by the well-known chemical vapor deposition (CVD) method. The thickness of the SiO2 layer 40 is selected according to the kind of devices formed on the island-like regions 1A. In a case where MOS transistors are formed on the land-like regions 1A, the SiO2 layer 40 has a thickness of about 0.1 μm. In a case where bipolar transistors are formed on the island-like regions 1A, the SiO2 layer 40 has a thickness of about 1 μm or greater. Needless to say, the thickness of the SiO2 layer 40 is smaller than that of the silicon wafer 1.
A resist mask 13 corresponding to the grooves 1B is then formed on the SiO2 layer 40 and portions of the SiO2 layer 40 exposed from the resist mask 13 is selectively etched. In this manner, a stopper 4 having a predetermined thickness is formed on a portion of the SiO2 layer 3 exposed in the grooves 1B, as shown in FIG. 2(d) and a corresponding plan view of FIG. 2(e). If the stopper 4 is formed so that gaps 9 are formed between the stopper 4 and side walls of the island-like regions 1A as illustrated, the thickness of the island-like regions 1A can be conveniently measured with a probe type level difference meter.
The SOI substrate 10 in which stopper 4 is formed as described above is polished by using a polishing machine shown in FIG. 3. An essential portion of this polishing machine is constructed as described above with reference to FIG. 1. In FIG. 3 are illustrated a reflection type thickness measuring device 21 for measuring the thickness of the silicon wafer 1, for example, by using visible or infrared light, a pressing mechanism 22 for pressing the polishing cloth 12 against the silicon wafer 1, a motor 23 for rotating the polishing jig 11, and a controller 24 for controlling the pressure of the pressing mechanism 22 and the rotational speed of the motor 23.
The thickness measuring device 21 is moved along the surface of the silicon wafer 1 together with the jig 11 to measure, during this movement, the thickness of the silicon wafer 1 at a position such that the wafer 1 is polished by the polishing jig 11 immediately after the thickness measurement. Data on the result of this measurement is supplied to the controller 24. The controller 24 constantly updates the thickness measurement data supplied in correspondence with scanning over the entire silicon wafer 1 surface and calculates an average thickness. The controller 24 compares a thickness measurement value of a portion to be polished next with the average value at the present time, and controls the pressure of the pressing mechanism 22 or the rotational speed of the motor 23 on the basis of the result of this comparison.
That is, if the thickness measurement value is greater than the average value, the controller 24 increases the pressure of the pressing mechanism 22 or the rotational speed of the motor 23. If the thickness measurement value is smaller than the average value, the controller 24 reversely controls the corresponding factor.
The pressure of the pressing mechanism 22 and the rotational speed of the polishing jig 11 controlled in this manner are 0.1 to 0.5 kg/cm2 and 60 to 500 rpm, respectively. During the above-described polishing, the surface table 8 is stopped or rotated at a speed of about several ten rpm. In the case of stoppage, the polishing jig 11 is moved for scanning on the surface of the silicon wafer 1 in the directions of the X- and Y-axes. In the case of rotation, the polishing jig 11 is reciprocatingly moved on a straight line passing through the center of rotation of the surface table 8.
FIG. 5 is a graph of a thickness distribution in cases where a silicon layer having a SOI structure and having a diameter of 150 mm is polished in accordance with the present invention. The abscissa represents the distance from the center of the substrate (mm), and the ordinate represents the layer thickness (μm). For comparison, a distribution of the thickness of a silicon layer polished by the conventional method shown in FIGS. 4(a) and 4(b). The result shown in FIG. 5 was obtained under the following conditions. That is, the size of island-like regions 1A was 4×4 mm; the width of grooves 1B was 0.5 mm; stopper 4 was formed of a 0.4 μm thick SiO2 layer, the diameter of polishing cloth 7 was 4 cm; and the speed and the pressing force of the polishing jig 11 were 300 rpm and 300 g/cm2, respectively. The surface table 8 was rotated at 60 rpm.
As shown in FIG. 5, while the conventional SOI substrate had a dispersion of ±30% with respect to a 0.45 μm thick silicon layer, a smaller dispersion, ±10% or less was exhibited with respect to a thickness of 0.4 μm in the case of the SOI substrate in accordance with the present invention.
According to the present invention, one of two wafers having a diameter of 6 to 8 inches attached to each other through an SiO2 layer to form a SOI structure can be formed into a thin layer having a uniform thickness of 0.1 to several microns. Thus, the present invention is effective in promoting the development of practical high-density high-performance semiconductor integrated circuits.
In the above-described embodiment, a continuous groove 1B surrounding each island-like region 1A is formed in silicon layer 1, and stopper 4 is provided in the groove 1B. The structure may alternatively be such that groove 1B is separated into a plurality of discontinuous portions discretely formed around each island-like region 1A and stopper 4 is provided in each groove portion. Further, instead of stopper 4 provided after the formation of groove 1B, an oxide film is locally embedded in silicon wafer 1 to be used as a stopper before silicon wafer 1 is attached to silicon wafer 2 forming a supporting substrate.
Needless to say, the above-described groove and stopper can be applied to each of an arrangement in which island-like region 1A is a chip region defined in silicon layer 1 and an arrangement in which island-like region 1A is a device region defined in each chip region. The present invention can be applied effectively irrespective of the stopper forming method, the shape and the arrangement of the stopper.
A semiconductor substrate formed of a pair of silicon wafers attached to each other through an SiO2 layer has been described as an embodiment in the above. However, the present invention is also effective in manufacturing a semiconductor substrate in which a wafer formed of a compound semiconductor such as gallium arsenide and a silicon wafer are attached to each other with an insulation layer interposed therebetween. In either type of semiconductor substrate formed of two silicon wafers or one silicon wafer and one compound semiconductor wafer, the layer interposed between the wafers is not limited to the SiO2 layer or a single layer. The interposed layer may be other kinds of insulation layers, e.g., a layer of silicon nitride or silicon oxy-nitride, and may be a composite layer in which a plurality of insulation layers are laminated. Further, the interposed layer may include an insulation layer formed of a high dielectric material.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4735679 *||Mar 30, 1987||Apr 5, 1988||International Business Machines Corporation||Method of improving silicon-on-insulator uniformity|
|US4879258 *||Aug 31, 1988||Nov 7, 1989||Texas Instruments Incorporated||Integrated circuit planarization by mechanical polishing|
|US5081796 *||Aug 6, 1990||Jan 21, 1992||Micron Technology, Inc.||Method and apparatus for mechanical planarization and endpoint detection of a semiconductor wafer|
|JPH01136328A *||Title not available|
|JPH02177435A *||Title not available|
|JPH02237066A *||Title not available|
|JPH02257629A *||Title not available|
|JPH03104223A *||Title not available|
|JPH03104224A *||Title not available|
|JPH03108356A *||Title not available|
|JPH03145129A *||Title not available|
|JPH03180070A *||Title not available|
|JPH03259521A *||Title not available|
|JPS647548A *||Title not available|
|JPS6278260A *||Title not available|
|JPS62199354A *||Title not available|
|1||"A Computer Controlled Polishing System for Silicon-on-Insulator (SOI)", Yamada et al, 5th International Workshop on Future Electron Devices-Three Dimensional Integration-(FED 3D Workshop), May 30-Jun. 1, 1988, Miyagi-Zao, pp. 201-205.|
|2||*||A Computer Controlled Polishing System for Silicon on Insulator (SOI) , Yamada et al, 5th International Workshop on Future Electron Devices Three Dimensional Integration (FED 3D Workshop), May 30 Jun. 1, 1988, Miyagi Zao, pp. 201 205.|
|3||*||Translation of Arimoto JP 2 237066.|
|4||Translation of Arimoto JP 2-237066.|
|5||*||Translation of Miyajima JP 3 108356.|
|6||Translation of Miyajima JP 3-108356.|
|7||*||Translation of Nemoto et al. JP 2 257629.|
|8||Translation of Nemoto et al. JP 2-257629.|
|9||*||Translation of Ogawa JP 62 199354.|
|10||Translation of Ogawa JP 62-199354.|
|11||*||Translation of Usui Shoji et al. JP 3 145129.|
|12||Translation of Usui Shoji et al. JP 3-145129.|
|13||W. J. Patrick et al., "Application of Chemical Mechanical Polishing to the Fabrication of VLSI Circuit Interconnections", J. Electrochem. Soc., vol. 138, No. 6, Jun. 1991, pp. 1778-1784.|
|14||*||W. J. Patrick et al., Application of Chemical Mechanical Polishing to the Fabrication of VLSI Circuit Interconnections , J. Electrochem. Soc., vol. 138, No. 6, Jun. 1991, pp. 1778 1784.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5585661 *||Aug 18, 1993||Dec 17, 1996||Harris Corporation||Sub-micron bonded SOI by trench planarization|
|US5643837 *||May 18, 1995||Jul 1, 1997||Nec Corporation||Method of flattening the surface of a semiconductor device by polishing|
|US5681423 *||Jun 6, 1996||Oct 28, 1997||Micron Technology, Inc.||Semiconductor wafer for improved chemical-mechanical polishing over large area features|
|US5795495 *||Sep 8, 1995||Aug 18, 1998||Micron Technology, Inc.||Method of chemical mechanical polishing for dielectric layers|
|US5904611 *||Apr 25, 1997||May 18, 1999||Canon Kabushiki Kaisha||Precision polishing apparatus|
|US5957750 *||Dec 18, 1997||Sep 28, 1999||Micron Technology, Inc.||Method and apparatus for controlling a temperature of a polishing pad used in planarizing substrates|
|US6012966 *||May 5, 1997||Jan 11, 2000||Canon Kabushiki Kaisha||Precision polishing apparatus with detecting means|
|US6093081 *||Apr 29, 1997||Jul 25, 2000||Canon Kabushiki Kaisha||Polishing method and polishing apparatus using the same|
|US6143108 *||Dec 18, 1996||Nov 7, 2000||Risen, Jr.; William M.||Methods and compositions for joining waveguide structures and the resulting joined products|
|US6149500 *||May 4, 1999||Nov 21, 2000||Canon Kabushiki Kaisha||Precision polishing method using hermetically sealed chambers|
|US6162112 *||Jun 26, 1997||Dec 19, 2000||Canon Kabushiki Kaisha||Chemical-mechanical polishing apparatus and method|
|US6165050 *||May 3, 1999||Dec 26, 2000||Canon Kabushiki Kaisha||Method of manufacturing semiconductor device using precision polishing apparatus with detecting means|
|US6179695||May 9, 1997||Jan 30, 2001||Canon Kabushiki Kaisha||Chemical mechanical polishing apparatus and method|
|US6312316||May 7, 1999||Nov 6, 2001||Canon Kabushiki Kaisha||Chemical mechanical polishing apparatus and method|
|US6380086||Aug 11, 1998||Apr 30, 2002||Micron Technology, Inc.||High-speed planarizing apparatus for chemical-mechanical planarization of semiconductor wafers|
|US6533647||Jun 22, 1999||Mar 18, 2003||Micron Technology, Inc.||Method for controlling a selected temperature of a planarizing surface of a polish pad.|
|US6624048 *||Dec 5, 2001||Sep 23, 2003||Lsi Logic Corporation||Die attach back grinding|
|US6633084||Nov 12, 1999||Oct 14, 2003||Micron Technology, Inc.||Semiconductor wafer for improved chemical-mechanical polishing over large area features|
|US6682404||May 10, 2001||Jan 27, 2004||Micron Technology, Inc.||Method for controlling a temperature of a polishing pad used in planarizing substrates|
|US6837773||Jan 10, 2003||Jan 4, 2005||Micron Technology, Inc.||Method and apparatus for controlling a temperature of a polishing pad used in planarizing substrates|
|US6841400 *||Aug 12, 2002||Jan 11, 2005||Renesas Technology Corp.||Method of manufacturing semiconductor device having trench isolation|
|US7144764||Sep 27, 2004||Dec 5, 2006||Renesas Technology Corp.||Method of manufacturing semiconductor device having trench isolation|
|US20030104769 *||Jan 10, 2003||Jun 5, 2003||Brunelli Thad Lee||Method and apparatus for controlling a temperature of a polishing pad used in planarizing substrates|
|US20030153136 *||Aug 12, 2002||Aug 14, 2003||Mitsubishi Denki Kabushiki Kaisha||Method of manufacturing semicontor device having trench isolation|
|US20050037524 *||Sep 27, 2004||Feb 17, 2005||Renesas Technology Corp.||Method of manufacturing semiconductor device having trench isolation|
|US20060249756 *||Jul 7, 2006||Nov 9, 2006||Renesas Technology Corp.||Method of manufacturing semiconductor device having trench isolation|
|DE19632809C2 *||Aug 14, 1996||Jun 20, 2002||Infineon Technologies Ag||Gerät zum chemisch-mechanischen Polieren von Wafern|
|DE19643898A1 *||Oct 30, 1996||May 7, 1997||Hyundai Electronics Ind||Verfahren zur Herstellung einer Halbleitereinrichtung|
|DE19643898C2 *||Oct 30, 1996||Mar 21, 2002||Hyundai Electronics Ind||Verfahren zur Herstellung eines Silicium-auf-Isolator (SOI)-Wafers|
|EP0806266A2 *||Apr 29, 1997||Nov 12, 1997||Canon Kabushiki Kaisha||Polishing method and polishing apparatus using the same|
|WO1997024635A2 *||Dec 18, 1996||Jul 10, 1997||William M Risen Jr||Methods and compositions for joining waveguide structures and the resulting joined products|
|WO2003022518A2 *||Aug 30, 2002||Mar 20, 2003||Oriol Inc||Chemical mechanical polishing tool, apparatus and method|
|U.S. Classification||438/7, 438/977, 438/404, 257/E21.23, 257/E21.567, 438/959, 438/759|
|International Classification||H01L21/762, H01L21/306, H01L27/12, H01L21/304|
|Cooperative Classification||Y10S438/977, Y10S438/959, H01L21/76251, H01L21/30625|
|European Classification||H01L21/306P, H01L21/762D8|
|Feb 1, 1993||AS||Assignment|
Owner name: FUJITSU LIMITED, JAPAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MURAZUMI, MAKI;ARIMOTO, YOSHIHIRO;FUKURODA, ATSUSHI;REEL/FRAME:006618/0655
Effective date: 19930112
|Sep 8, 1998||FPAY||Fee payment|
Year of fee payment: 4
|Aug 29, 2002||FPAY||Fee payment|
Year of fee payment: 8
|Aug 28, 2006||FPAY||Fee payment|
Year of fee payment: 12