Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS5401680 A
Publication typeGrant
Application numberUS 07/837,271
Publication dateMar 28, 1995
Filing dateFeb 18, 1992
Priority dateFeb 18, 1992
Fee statusPaid
Also published asUS5543644
Publication number07837271, 837271, US 5401680 A, US 5401680A, US-A-5401680, US5401680 A, US5401680A
InventorsNorman E. Abt, Reza Moazzami, Yoav Nissan-Cohen
Original AssigneeNational Semiconductor Corporation
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Method for forming a ceramic oxide capacitor having barrier layers
US 5401680 A
Abstract
An electrical ceramic oxide capacitor utilizable in an integrated circuit memory device, and a method for making same is presented. A transistor is fabricated on a semiconductor substrate according to conventional techniques. A diffusion barrier is deposited over the transistor to protect it from subsequent process steps. Metal contacts are formed to contact the active transistor regions in the substrate, and additional barriers are formed to insulate the metal contacts. In a vertical embodiment, the barriers above the metal contacts can serve as bottom electrodes for the capacitor. In a lateral embodiment, the barriers on the side of the metal contacts serve as electrodes for the capacitor. Electrical ceramic oxide material is deposited between the electrode plates.
Images(9)
Previous page
Next page
Claims(6)
We claim:
1. A method for making an electrical ceramic oxide capacitor together with an integrated circuit device, comprising:
first forming an integrated circuit device having at least one active region therein;
then forming a dielectric layer over the integrated circuit device;
then forming a first barrier over the dielectric layer, said first barrier protecting against diffusion therethrough;
then forming an interconnect comprised of refractory metal through the diffusion barrier and the dielectric layer to contact the active region, said interconnect having a top and sidewalls exposed above the first barrier;
then forming a second barrier on the top of the interconnect, said second barrier protecting against reaction with electrical ceramic oxide material and acting as a first electrode;
then forming a third barrier on the sidewalls of the interconnect, said third barrier protecting against reaction with electrical ceramic oxide material;
then forming a layer of electrical ceramic oxide material over the first electrode; and
then forming a second electrode over the electrical ceramic oxide layer.
2. The method of claim 1, wherein the step of forming the first barrier comprises depositing titanium at low temperature and oxidizing the titanium.
3. The method of claim 1, wherein the step of forming the first barrier comprises depositing a layer of silicon nitride, then depositing titanium.
4. The method of claim 1, wherein the steps of forming an interconnect and forming a second barrier comprise:
masking and etching a contact window through the first barrier to the active region;
depositing a layer of refractory metal over the first barrier and into the contact window to contact the active region;
depositing a layer of ruthenium over the metal layer; and
masking and etching the metal and ruthenium layers.
5. The method of claim 1, wherein the step for forming a plurality of an interconnect comprises:
masking and etching a contact window through the first barrier to the active region;
depositing a layer of refractory metal over the first barrier and into the contact window to contact the active region;
masking and etching the metal layer to form an interconnect.
6. The method of claim 5, wherein the step for forming a second barrier comprises:
depositing a layer of ruthenium over the metal layer; and
masking and etching the ruthenium layer.
Description
BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to integrated circuit memory elements, and more specifically, to fabrication of capacitors utilizing electrical ceramic oxides, such as ferroelectric materials, in such memory elements.

2. Discussion of the Prior Art

The use of ferroelectric materials to build memory cells is generally known. See U.S. Pat. No. 2,695,396 (Anderson). A ferroelectric material (FE) is "a crystalline substance that exhibits spontaneous electric polarization, electric hysteresis, and piezoelectricity." Webster's Seventh New Collegiate Dictionary, p.308 (1970).

In a typical ferroelectric cell application, capacitors are built having ferroelectric material sandwiched between a pair of electrodes. The ferroelectric polarization characteristic can be represented by a hysteresis loop (polarization vs. applied energy). Therefore, in a steady state condition (no applied energy) the capacitor will be polarized in one direction (representing, for example, a logical 0). The application of an electric field causes a small displacement in the ion orientation of the crystal structure, thus reversing the polarization of the crystal (logical 1).

Ferroelectric capacitors have been combined with integrated circuit technology to provide non-volatile memory devices. See U.S. Pat. No. 4,149,301 (Cook). For example, ferroelectric capacitors have been used in conjunction with dynamic random access memories (DRAM's) to store and refresh a volatile memory cell in a power interrupt mode, sometimes called a "shadow" RAM.

A variety of electrical ceramic oxides exist, such as those used as ferroelectric capacitors for integrated circuit memories (lead titanate, PbTiO3 ; lead zirconate titanate, "PZT" ; lanthanum doped PZT, "PLZT"; and barium titanate, BaTiO3). Electrical ceramic oxides are also used in electro-optical devices ("PLZT"; lithium niobate, LiNbO3 ; and bismuth titanate, Bi4 Ti3 O12) and high temperature superconductors (yttrium barium copper oxide, YBa2 Cu3 O7). The properties of these electrical ceramic oxides are typically optimized by heat treatments in oxidizing ambients at high temperatures (for example, 500 C. to 1100 C.). Many common materials are not suitable for use under such conditions. For example, aluminum melts or reacts with the electrical ceramic oxide material, while tungsten and molybdenum are destructively oxidized. Silicides and polysilicon either react with the electrical ceramic oxides at high temperature or are oxidized at the surface in contact with the electrical ceramic oxide. Silicon dioxide and silicon nitride may also react at these higher temperatures. For these reasons, it has been difficult to build rugged and reliable ferroelectric capacitors on a miniaturized scale appropriate for IC requirements. It has been recognized that homogeneity and uniformity of the ferroelectric region between capacitor plates is important to the ability of the capacitor to retain data (maintain polarization state) as the size of the device gets smaller.

Thus, it would be desirable if a reliable memory cell using a ferroelectric capacitor could be built in the course of integrated circuit fabrication, such that IC operation would be unaffected by the ferroelectric process.

SUMMARY OF THE INVENTION

The present invention provides a method for making an electrical ceramic oxide capacitor for use as a integrated circuit (IC) memory element. In its most general terms, the present invention describes a method for forming an electrical ceramic oxide capacitor over the top of an IC device (i.e., a transistor), wherein a protective diffusion barrier between the capacitor and the transistor prevents the process steps involved in the formation of the electrical ceramic oxide capacitor from altering the active regions of the already-formed transistor. The electrical ceramic oxide capacitor may be oriented either vertically or laterally.

After making the transistor and covering it with a diffusion barrier, metal contacts are formed through the barrier to contact the active regions of the transistor. The metal contacts have exposed sidewalls above the barrier which must also be protected from interaction with the electrical ceramic oxide material. Thus, a second barrier is formed to cover the exposed sidewalls. Electrical ceramic oxide material is then deposited and a final barrier is formed.

In the preferred embodiment, in which a vertical ferroelectric capacitor is formed over the IC, the reaction barrier comprises a barrier electrode formed on top of the metal plugs and spacers formed on the sidewalls of the metal plugs. The barrier electrodes above the first and second drain regions form the bottom electrodes of the capacitor. A layer of ferroelectric material is then deposited on top of the bottom electrodes and a top electrode is formed over the ferroelectric layer in the area above the bottom electrodes.

In the lateral ferroelectric capacitor embodiment, an additional metal plug is formed over the field oxide regions. As in the preferred embodiment, the reaction barrier comprises a barrier electrode formed on top of the metal plugs, and spacers formed on the sides of the metal plugs. However, in the lateral embodiment, the spacers form the capacitor electrodes. A layer of ferroelectric material is deposited on top of the barrier electrodes and between the spacers, and a top barrier is formed over the ferroelectric layer.

Other features and advantages of the present invention will be more fully understood and appreciated upon consideration of the following detailed description of the invention and accompanying drawings which set forth an illustrative embodiment in which the concepts of the invention are utilized.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1a and 1b are flow charts illustrating the process steps required to carry out the present invention.

FIGS. 2-4a are side plan views of the preferred embodiment of a vertical ferroelectric capacitor according to the present invention.

FIG. 4b is a top plan view of a particularly preferred construction of a vertical ferroelectric capacitor.

FIG. 4c is an electrical schematic corresponding to FIG. 4a.

FIG. 5 is a side plan view of an alternative embodiment of a vertical ferroelectric capacitor according to the present invention.

FIGS. 6-8 are side plan views of a third embodiment of a vertical ferroelectric capacitor according to the present invention.

FIGS. 9 and 10a are side plan views of a lateral ferroelectric capacitor according to the present invention.

FIG. 10b is a top plan view of FIG. 10a.

FIG. 10c is an electrical schematic of FIG. 10a.

DETAILED DESCRIPTION OF THE INVENTION

FIGS. 1a and 1b show a standard process flow into which various process modules can be inserted to build ferroelectric capacitors in accordance with the present invention. It should be recognized, however, that ferroelectric material is merely one example from the class of materials which are termed electrical ceraminc oxides, and the present invention contemplates the formation of barriers for reactive electrical ceramic oxides in general, rather than being limited only to ferroelectrics. Thus, for all embodiments of the invention described below, steps 10-16 are performed. Then, the steps in either module A, module B, or module C may be performed to obtain one of desired ferroelectric capacitor structures. Finally, steps 26-46 are performed to complete the process.

The process indicated in steps 10-16 is described with reference to FIG. 2, where a portion of a typical MOS memory device 110 showing two n-channel transistors sharing a common drain and formed between field oxide regions 112 is illustrated. A p-type semiconductor substrate 108 has a first n-type drain region 114, a common n-type source region 116, and a second n-type drain region 118 formed therein by conventional techniques. The substrate is then covered by a thin gate oxide layer 120. A pair of polysilicon gates 124, 126 are formed by depositing polysilicon over the gate oxide 120, patterning the polysilicon, and covering the polysilicon with a dielectric layer 122, such as silicon dioxide.

Since the steps required to obtain the MOS structure 110 of FIG. 2 are conventional, they need not be discussed in detail herein. It is the remainder of the process steps that define the present invention. It is to be recognized that the present invention is not limited to MOS architectures, but has applicability to integrated circuits in general. It should be noted, however, that gallium arsenide constructions would be more difficult to obtain because of the high temperature steps required to fabricate a ferroelectric capacitor.

With continuing reference to FIG. 2, according to the present invention, after formation of the silicon dioxide layer 122, titanium dioxide barrier regions 128 are formed by depositing approximately 1000 Å to 2000 Å of titanium over the dielectric layer 122 at a low temperature (less than 400 C.) and oxidizing the titanium at 450 C. to 850 C. for thirty minutes. As will be described in greater detail below, the barrier regions 128 protect the underlying MOS structure 110 from being altered by subsequent process steps. It may be necessary to deposit a layer of silicon nitride 128a in the range of 500 Å to 2000 Å before the titanium to ensure that barrier regions 128 are truly impervious to the subsequent process steps. The titanium/silicon nitride is then masked and etched to define contact windows 130, 132, 134 to the first drain 114, common source 116, and second drain 118, respectively. A layer 139 of refractory metal is then deposited by known methods in order to fill the gaps between the contacts. The refractory metal must be capable of surviving the subsequent high temperature steps intact. Tungsten is preferred. It may be necessary to make the metal layer 139 thicker than would be required for a standard process without the ferroelectric process to allow for additional planarization of the metal.

In accordance with the preferred embodiment of the present invention, a vertical ferroelectric capacitor is made over the above-described structure by following the steps outlined in module B of FIG. 1a.

Referring to FIG. 1a and to FIG. 3, to prevent the refractory metal from interacting with the ferroelectric material which is deposited in a subsequent step, a reaction barrier 138 is formed by sputtering ruthenium over the refractory metal layer 139. A layer of titanium may be used as a hard mask to pattern the ruthenium. The titanium is masked and etched. Then the reaction barrier 138 is sputter etched to define the ruthenium barrier electrodes 138a, 138b, 138c, 138d. The tungsten is then etched through a hard mask, and the barrier regions 128 serve as an etch stop, such that contact plugs 136a, 136b, 136c, 136d are formed having barrier electrodes 138a, 138b, 138c, 138d on top of metal contacts 139a, 139b, 139c, 139d. The titanium hard mask is stripped before the ferroelectric is deposited. The barrier electrodes 138a, 138c above drain regions 114, 118 comprise the bottom electrodes of two vertical ferroelectric capacitors. It should be noted that contact plug 136 d corresponds to contact plug 136a in that symmetry of construction allows two series capacitors to be conveniently built above each field oxide region.

It is necessary to protect the exposed sides of contact plugs 136a, 136b, 136c, 136d to prevent the exposed refractory metal from reacting with the ferroelectric material. Thus, spacers 146, 148, 150 are formed by depositing titanium over the plugs 136a, 136b, 136c. Alternatively, it may be possible to reactively sputter titanium dioxide to form the spacers 146, 148, 150. The titanium is then etched anisotropically to remove it from the top of the plugs 136a, 136b, 136c and from the top of the barrier regions 128 leaving spacers 146, 148, 150 only on the sides of the plugs 136a, 136b, 136c to protect the refractory metal. This is a critical step, since any residue from the spacer etch may affect the interface between the bottom electrodes 138a, 138c and the ferroelectric material.

The process flow now leaves module B of FIG. 1a and returns to the standard process to perform steps 26 through 46, as shown in FIG. 1b. As shown in FIG. 4a, after spacers 146, 148, 150 have been formed, a ferroelectric material 152, such as PZT, is deposited via a spin-on process or by chemical vapor deposition. The device is then sintered by furnace or rapid thermal processing at temperatures of 450 C.-850 C. During the sinter step, the ruthenium and the titanium are oxidized, but the tungsten is not affected. Thus, the spacers 146, 148, 150 are converted to titanium dioxide. The top electrodes 154a, 154b are formed by depositing a layer of ruthenium over the contact plugs 139a, 139c, 139d and patterned by using a titanium hard mask.

The top electrodes 154a, 154b are then masked and etched. The exposed ferroelectric material 152 must also be etched. The target dimension for the ferroelectric etch is for 1 micron holes with a 0.3 micron undercut.

In order to prevent an oxidation reaction between the ruthenium and the aluminum contact 156, second top electrodes 158a, 158b are formed over the top of the first electrodes 154a, 154b. The second top electrodes 158a, 158b may be a single layer of ruthenium, or aluminum over ruthenium, or titanium over aluminum over ruthenium. The thickness depends on whether or not this layer is to be used by the designer as an extra interconnect layer to carry large currents. For large currents, the aluminum would be used, making later planarization more difficult. If the extra interconnect layer is not needed, only a thin layer of ruthenium is needed, which will make it easier to pattern the layer and cover it later with dielectric. The second top electrodes 154a, 154b must be etched to clear out the valleys between plugs 139a, 139b, 139c.

A second dielectric layer 160 is deposited and planarized. Only a small class of oxides are effective over ferroelectric materials, such as APCVD or low temperature vacuum processes like ECR deposition. Generally, the profile of the first dielectric layer 122 is reproduced, but additional deposition and planarization may be required. The second dielectric layer 122 is masked and etched to create a tapered via for the deposit of metal contact 156, typically aluminum.

To complete the device, a passivation layer is deposited over the entire device, then masked and etched to provide for external connection to the device, in accordance with conventional procedures therefor.

In a particularly preferred construction, shown in the top plan view of FIG. 4b, two parallel circuit features are formed which represent, for example, bit 0 and bit 1 lines in a typical memory configuration. The corresponding electrical schematic for one of the bit lines is shown in FIG. 4c. Contact to the bit lines is provided at points 156a, 156b. Due to symmetry surrounding the bit lines, two capacitors 160a and 160b share a common bit line, bit 0, and two capacitors 161a, 161b share a common bit line, bit 1. Contact to the top electrode of any of the capacitors is at point 163. Contact to the bottom electrode of each capacitor 160a, 160b, 161a, 161b is made at points 165, 167, 169, 171 respectively. It can be seen that additional memory elements may be constructed in similar fashion along both the x- and z-axes.

An alternative embodiment of a vertical ferroelectric capacitor can be made according to the steps outlined in process module A of FIG. 1a.

Referring to FIG. 5, in this embodiment, process steps 10-16 are as described above. However, the metal layer is masked and etched to define the contact plugs 139a, 139b, 139c before the reaction barrier 138 is deposited. The reaction barrier 138 is formed by depositing ruthenium, then masking and etching to create a 0.1 micron overlap of the metal region, thus adding 0.3 microns in the bit line direction, and 0.2 microns along the drive line for alignment tolerances. The remainder of the process steps are as described above with reference to the first embodiment of the invention.

The advantage of the second embodiment is that no spacers are used, thus all processing steps are known and conventional. The hazard associated with forming the device according to the second embodiment is that thinning will occur at the edges of the metal deposit step. A spacer could be incorporated to help avoid thinning, and in this geometry, a spacer would not be as critical for use as a barrier as in the first embodiment. The use of a spacer would, however, take up additional space on the chip.

A third embodiment of a vertical ferroelectric capacitor can be made according to the process steps in module C of FIG. 1a. Again, process steps 10-16 are as described above.

Referring to FIGS. 6-8, the deposited tungsten is masked and etched to create metal contacts 139a, 139b, 139c, 139d as in the second embodiment. Next, an oxide layer 162 is deposited over the tungsten and planarized using well known techniques. The resulting surface is smoothed. An anisotropic oxide etch is then used to reduce the oxide layer 162 below the surface of the tungsten.

A barrier layer 164 is then formed. Preferably, titanium dioxide is reactively sputtered onto the device, but other oxides may be used if they provide adequate electrical isolation. The metal contacts 139a, 139b, 139c, 139d are again planarized and polished to produce a smooth surface with exposed refractory metal on top of metal contacts 139a, 139b, 139c, 139d. The barrier or bottom electrodes 166a, 166b, 166c are then formed by depositing ruthenium and etching such that a 0.1 micron overhang of the metal contacts 139a, 139b, 139c, 139d is created. The remaining process steps are as previously described.

The advantage of the third embodiment is that no spacer is required. The primary disadvantage of the third embodiment is that additional non-uniformities may be introduced to the process as a result of several planarization and etchback steps, thus increasing the cost while decreasing the yield.

According to the present invention, a lateral ferroelectric capacitor may also be constructed by using different masks in the process flow of module B.

Through step 18, the present embodiment is identical to that of the preferred embodiment. However, with reference to FIG. 9, the metal layer 139 and the reaction barrier 138 are etched to form contact plugs 168a, 168b, 168c, which correspond to plugs 139a, 139b, 139c in the previous vertical embodiments, and an additional contact plug 168d. Note that contact plug 168d is oriented above the field oxide region 112. The process follows module B except that the spacers 172b, 172e, 172d must be made of an electrode material such as ruthenium. A ferroelectric material is then deposited by a known sol-gel technique in order to fill the gaps between the electrode cladded metal plugs 168a, 168c, 168d and leave a thin layer on top of the plugs. The thin layer of ferroelectric material is more easily removed in this structure than in the vertical structures. An additional barrier layer 170 is not necessary, but can be patterned with the same mask as the ferroelectric material and would provide additional isolation of the ferroelectric capacitors. The process continues from here with step 40.

The resulting structure is shown in FIG. 10a, and a particularly preferred two-bit line construction is shown in top plan view in 10b. The corresponding electrical schematic for one of the bit lines is shown in FIG. 10c. As in the vertical configuration, polysilicon gates 124, 126 are the word lines. The aluminum 156 contacts the common source 116, which acts as one of the bit lines.

It should be understood that the present invention is not intended to be limited by the specifics of the above-described embodiments. The scope of the invention is defined by the accompanying claims.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US5005102 *Jun 20, 1989Apr 2, 1991Ramtron CorporationMultilayer electrodes for integrated circuit capacitors
US5006481 *Apr 30, 1990Apr 9, 1991Sgs-Thomson Microelectronics, Inc.Method of making a stacked capacitor DRAM cell
US5046043 *Oct 8, 1987Sep 3, 1991National Semiconductor CorporationFerroelectric capacitor and memory cell including barrier and isolation layers
US5116776 *Nov 30, 1989May 26, 1992Sgs-Thomson Microelectronics, Inc.Method of making a stacked copacitor for dram cell
US5119154 *Dec 3, 1990Jun 2, 1992Micron Technology, Inc.Ferroelectric capacitor and method for forming local interconnect
US5140389 *Feb 5, 1990Aug 18, 1992Hitachi, Ltd.Semiconductor memory device having stacked capacitor cells
DE4107165A1 *Mar 6, 1991Oct 17, 1991Mitsubishi Electric CorpSingle transistor semiconductor memory cell - includes capacitor with ferroelectric layer between opposing electrodes
EP0469934A2 *Aug 2, 1991Feb 5, 1992Hitachi, Ltd.Semiconductor memory device and method of operation thereof
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US5478772 *Feb 17, 1995Dec 26, 1995Micron Technology, Inc.Method for forming a storage cell capacitor compatible with high dielectric constant materials
US5534458 *May 17, 1995Jul 9, 1996Mitsubishi Denki Kabushiki KaishaMethod of manufacturing a semiconductor device with high dielectric capacitor having sidewall spacers
US5648114 *Jul 12, 1993Jul 15, 1997Symetrix CorporationChemical vapor deposition process for fabricating layered superlattice materials
US5652186 *Apr 15, 1996Jul 29, 1997Mitsubishi Denki Kabushiki KaishaSemiconductor device and a method of manufacturing thereof
US5668041 *Apr 15, 1996Sep 16, 1997Mitsubishi Denki Kabushiki KaishaMethod of manufacturing a semiconductor device having a capacitor
US5679982 *Aug 13, 1996Oct 21, 1997Intel CorporationBarrier against metal diffusion
US5716875 *Mar 1, 1996Feb 10, 1998Motorola, Inc.Forming a protective barrier layer after hydrogen annealing transistor and before oxygen annealing capacitors
US5731220 *Jun 7, 1995Mar 24, 1998Texas Instruments IncorporatedMethod of making barium strontium titanate (BST) thin film by erbium donor doping
US5750419 *Feb 24, 1997May 12, 1998Motorola, Inc.Process for forming a semiconductor device having a ferroelectric capacitor
US5783483 *Aug 13, 1996Jul 21, 1998Intel CorporationMethod of fabricating a barrier against metal diffusion
US5843830 *Jun 26, 1996Dec 1, 1998Micron Technology, Inc.Capacitor, and methods for forming a capacitor
US5844771 *Aug 15, 1997Dec 1, 1998Micron Technology, Inc.Capacitor construction
US5898854 *Mar 22, 1995Apr 27, 1999Intel CorporationApparatus for indicating an oldest non-retired load operation in an array
US5959327 *Dec 14, 1995Sep 28, 1999Micron Technology, Inc.Capacitor compatible with high dielectric constant materials having a low contact resistance layer and the method for forming same
US6027966 *Aug 13, 1997Feb 22, 2000International Business Machines CorporationIsolated sidewall capacitor
US6030847 *Dec 14, 1995Feb 29, 2000Micron Technology, Inc.Forming an opening in dielectric layer, forming first, second and third portion of electrode, depositing a third layer of dielectric material selected from barium strontium titinate, titinate of strontium, barium or lead, and mixed titinates
US6066528 *Sep 27, 1994May 23, 2000Micron Technology, Inc.Method for forming a capacitor compatible with high dielectric constant materials having two independent insulative layers
US6080593 *Jul 28, 1998Jun 27, 2000Samsung Electronics Co., Ltd.Multilayer; dielectric, ferroelectric layer and electrodes
US6110531 *Jul 14, 1997Aug 29, 2000Symetrix CorporationGasifying a generated mist to form a gasified precursor comprising a bismuth-containing organic compound, a metal polyalkoxide compound, a lead-containing organic compound, oxidizing with oxygen gas to form a superlattice thin film
US6150691 *Dec 19, 1997Nov 21, 2000Micron Technology, Inc.Spacer patterned, high dielectric constant capacitor
US6171925Nov 3, 1998Jan 9, 2001Micron Technology, Inc.Capacitor, and methods for forming a capacitor
US6190965Jan 19, 1999Feb 20, 2001Micron Technology, Inc.Spacer patterned, high dielectric constant capacitor
US6271108 *May 18, 1999Aug 7, 2001Hyundai Electronics Industries Co., Ltd.Method of forming a contact in semiconductor device
US6326218May 22, 2000Dec 4, 2001Hitachi, Ltd.Semiconductor integrated circuit and its manufacturing method
US6344391 *Sep 12, 2000Feb 5, 2002Hyundai Electronics Industries Co., Ltd.Fabrication method of semiconductor device with diagonal capacitor bit line
US6368909 *Mar 30, 1999Apr 9, 2002Samsung Electronics Co., Ltd.Methods of fabricating integrated circuit ferroelectric capacitors including tensile stress applying layers on the upper electrode thereof
US6451665Dec 13, 1999Sep 17, 2002Hitachi, Ltd.Method of manufacturing a semiconductor integrated circuit
US6458654Nov 22, 2000Oct 1, 2002Micron Technology, Inc.Large surface area capacitor and methods for fabricating same
US6495377 *Feb 13, 2001Dec 17, 2002Sharp Laboratories Of America, Inc.Method of fabricating ferroelectric memory transistors
US6495427Jul 20, 1999Dec 17, 2002Micron Technology, Inc.Method for forming a capacitor compatible with high dielectric constant materials having two independent insulative layers
US6531730Jul 27, 1999Mar 11, 2003Micron Technology, Inc.Capacitor compatible with high dielectric constant materials having a low contact resistance layer and the method for forming same
US6566702Jul 25, 2000May 20, 2003Micron Technology, Inc.Memory cell capacitor utilizes relatively large surface area conductive structures of thin spacer width pillars or having edges without sharp corners that lead to electric field breakdown
US6645855Nov 27, 2001Nov 11, 2003Infineon Technologies AgExposing a connection formed on the wafer front surface, applying a protective layer, such as silicon nitride to the wafer front surface, and chemical mechanical polishing to access the connection again
US6723602Jun 28, 2002Apr 20, 2004Micron Technology, Inc.Method for spacer patterned, high dielectric constant capacitor
US6730607Jun 15, 2001May 4, 2004Infineon Technologies AgMethod for fabricating a barrier layer
US6762924Dec 17, 2002Jul 13, 2004Micron Technology, Inc.Capacitor compatible with high dielectric constant materials having two independent insulative layers and the method for forming same
US6791131Jan 24, 2000Sep 14, 2004Micron Technology, Inc.Method for forming a storage cell capacitor compatible with high dielectric constant materials
US6815754May 20, 2003Nov 9, 2004Micron Technology, Inc.Spacer patterned, high dielectric constant capacitor
US6943039Feb 11, 2003Sep 13, 2005Applied Materials Inc.Method of etching ferroelectric layers
US7015532Mar 10, 2003Mar 21, 2006Micron Technology, Inc.Capacitor compatible with high dielectric constant materials having a low contact resistance layer and the method for forming same
US7018854 *May 20, 2004Mar 28, 2006Seiko Epson CorporationSemiconductor device and method for manufacturing the same
US7067421Nov 24, 2003Jun 27, 2006Micron Technology, Inc.Multilevel copper interconnect with double passivation
US7105914Apr 5, 2002Sep 12, 2006Micron Technology, Inc.Integrated circuit and seed layers
US7153707Sep 13, 2004Dec 26, 2006Micron Technology, Inc.Method for forming a storage cell capacitor compatible with high dielectric constant materials
US7253052Jul 22, 2004Aug 7, 2007Micron Technology, Inc.Method for forming a storage cell capacitor compatible with high dielectric constant materials
US7253521Aug 31, 2004Aug 7, 2007Micron Technology, Inc.Methods for making integrated-circuit wiring from copper, silver, gold, and other metals
US7262130 *Jan 18, 2000Aug 28, 2007Micron Technology, Inc.Methods for making integrated-circuit wiring from copper, silver, gold, and other metals
US7262505Aug 30, 2004Aug 28, 2007Micron Technology, Inc.Selective electroless-plated copper metallization
US7285196May 7, 2004Oct 23, 2007Micron Technology, Inc.Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals
US7301190Jul 16, 2002Nov 27, 2007Micron Technology, Inc.Structures and methods to enhance copper metallization
US7368378Jul 20, 2006May 6, 2008Micron Technology, Inc.Methods for making integrated-circuit wiring from copper, silver, gold, and other metals
US7378737Jul 16, 2002May 27, 2008Micron Technology, Inc.Structures and methods to enhance copper metallization
US7385240Mar 8, 2006Jun 10, 2008Micron Technology, Inc.Storage cell capacitor compatible with high dielectric constant materials
US7388290Nov 4, 2004Jun 17, 2008Micron Technology, Inc.Spacer patterned, high dielectric constant capacitor and methods for fabricating the same
US7393753Mar 21, 2007Jul 1, 2008Micron Technology, Inc.Method for forming a storage cell capacitor compatible with high dielectric constant materials
US7394157Feb 27, 2004Jul 1, 2008Micron Technology, Inc.Integrated circuit and seed layers
US7402489Aug 30, 2005Jul 22, 2008Micron Technology, Inc.Capacitor compatible with high dielectric constant materials having a low contact resistance layer and the method for forming same
US7402516Jul 12, 2006Jul 22, 2008Micron Technology, Inc.Method for making integrated circuits
US7535103Jul 18, 2006May 19, 2009Micron Technology, Inc.Structures and methods to enhance copper metallization
US7560799Aug 20, 2007Jul 14, 2009Micron Technology, Inc.Spacer patterned, high dielectric constant capacitor
US7670469Sep 26, 2007Mar 2, 2010Micron Technology, Inc.Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals
US7745934Jun 24, 2008Jun 29, 2010Micron Technology, Inc.Integrated circuit and seed layers
US8441077 *Mar 27, 2006May 14, 2013Micron Technology, Inc.Method for forming a ruthenium metal layer and a structure comprising the ruthenium metal layer
US8674486Dec 14, 2011Mar 18, 2014Samsung Electro-MechanicsIsolation barrier device and methods of use
US8779596May 26, 2004Jul 15, 2014Micron Technology, Inc.Structures and methods to enhance copper metallization
DE10029658A1 *Jun 16, 2000Jan 3, 2002Infineon Technologies AgBarrier layer production comprises oxidizing a silicon substrate to produce a substrate oxide, forming an oxygen-impermeable layer on the boundary surface between the substrate oxide layer and the substrate, and etching
DE10029658C2 *Jun 16, 2000Jan 9, 2003Infineon Technologies AgVerfahren zur Herstellung einer Barrierenschicht auf einem Siliziumsubstrat
DE10058886C1 *Nov 27, 2000May 23, 2002Infineon Technologies AgProduction of an integrated semiconductor product used as ferroelectric random access memories comprises forming semiconductor wafer, molding connections, exposing the connections, applying protective layer and polishing
Classifications
U.S. Classification438/3, 257/E27.104, 257/E21.009, 438/627, 257/E21.011, 438/253, 438/240
International ClassificationH01L27/115, H01L21/02
Cooperative ClassificationH01L28/60, H01L27/11502, H01L28/55
European ClassificationH01L28/55, H01L28/60, H01L27/115C
Legal Events
DateCodeEventDescription
Sep 28, 2006FPAYFee payment
Year of fee payment: 12
Oct 16, 2002REMIMaintenance fee reminder mailed
Sep 27, 2002FPAYFee payment
Year of fee payment: 8
Sep 25, 1998FPAYFee payment
Year of fee payment: 4
Aug 6, 1992ASAssignment
Owner name: NATIONAL SEMICONDUCTOR CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:ABT, NORMAN E.;MOAZZAMI, REZA;NISSAN-COHEN, YOAV;REEL/FRAME:006169/0705;SIGNING DATES FROM 19911216 TO 19920211