|Publication number||US5434767 A|
|Application number||US 08/179,348|
|Publication date||Jul 18, 1995|
|Filing date||Jan 10, 1994|
|Priority date||Jan 10, 1994|
|Publication number||08179348, 179348, US 5434767 A, US 5434767A, US-A-5434767, US5434767 A, US5434767A|
|Inventors||Issa E. Batarseh, Kasemsan Siri|
|Original Assignee||University Of Central Florida|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (2), Referenced by (64), Classifications (10), Legal Events (9)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This invention relates to power systems and more particularly to DC-DC switching power converters having reduced power consumption.
Due to the widespread use of switchmode power supplies, utility AC power systems have to deliver power to an increasing number of non-linear loads. These non-linear loads create significant electromagnetic interference in the harmonic currents drawn from the utility power buses. In addition to the unnecessary losses in power transmission due to the presence of these harmonic currents, the utility systems are polluted since conductive and radiated electromagnetic interference can propagate and degrade the performance of other sensitive electronic equipments or appliances sharing the same power bus.
Conventional approaches use passive line filters to attenuate these interferences. These approaches are no longer effective because bulky components are needed to absorb the harmonic currents and the fundamental component of the currents still have higher RMS value than necessary.
The preferred remedy for attenuating interference is active power factor correction in which switchmode converter topologies are utilized. A boost converter is the best topology for this application because it can be operated to draw continuous current with much less harmonics, resulting in ease of line-filtering.
In the conventional boost converter topology, power transfer to the load is accomplished without electrical isolation from line to output since its output rectifier is a passive switch which cannot prevent a transformer inserted between the rectifier output and load circuit from saturating. The lack of electrical isolation makes it impossible to achieve a step-down output voltage in the single stage of power conversion.
Another type of boost converter configurations is the push-pull configuration. In the push-pull converter configurations, such as the converter described in U.S. Pat. No. 4,885,675, an isolation transformer is required to have two windings at the primary side and full-wave rectification at the secondary side so as to operate the transformer symmetrically without core saturation. However, the voltage stresses on the push-pull switching devices are twice the reflected output voltage at either side of the primary windings. Consequently, the push-pull boost converter will sacrifice more costly switching devices in order to achieve the same conduction losses yielded from the conventional boost converter. For example, a push-pull boost converter with nearly unity power factor used in a 200 volt AC system will require active switching devices having as high as 1000 volt breakdown voltage. The on-resistance of such switching devices is significantly high, causing more conduction losses.
This invention uses a modified single-ended boost converter circuit which is suitable for current shaping and EMI reduction applications due to its continuous input current. The inventive converter provides a step-up or step-down output voltage and provides electrical isolation using a transformer which requires only two transformer windings, i.e. one for a primary side and another for a secondary side.
A main switching device is connected through a choke in parallel with the return terminal of the line voltage and one terminal of the transformer primary winding. An additional secondary switching device is connected in series with the other terminal of the transformer winding. The secondary side of the transformer is connected through an output rectifier to the load.
A proposed auxiliary circuit is described that consists of the additional active switching device in series with the primary winding of the transformer. By adding this auxiliary circuit across the main switching device in the conventional boost converter and moving the rectifier to the secondary winding of the transformer, a modified boost converter is accomplished to provide step-up or down output voltage while achieving electrical isolation between the line and the output.
The additional active switch has parasitic capacitance which connects in series with the magnetization inductance of the primary winding. Due to the presence of parasitic capacitance across the additional active switch and magnetization inductance of the transformer primary winding, resonance occurs within the turn-off interval of the switch, thus facilitating zero-voltage switching. In addition, the turn-on loss of the main switching device is minimized due to the presence of the leakage inductance of the transformer which allows soft switching by providing a smooth diversion of the input choke current from the primary winding to the main switch. As a consequence, the recovery time and the current in the output rectifier are reduced without slowing down the turn-on switching transition time of the main switching device.
The switches are controlled with complementary pulses that are provided at a duty ratio of greater than 50% so as to provide sufficient time to reset the transformer core. Since the transformer turn ratio can be selected to provide step-up or step-down output voltage, the output voltage regulation can be accomplished in most applications despite the restricted range of the operating duty ratio.
The switching devices in the converter are controlled by pulses having a duty ratio of greater than 0.5 so that the voltage stresses on the switching devices are limited to the reflected output voltage across the primary winding.
The operational range of the duty ratio can be extended by providing a faster core-reset mechanism which requires an auxiliary transformer winding having a fewer number of turns than the secondary winding. However, the circuit will sacrifice higher voltage stress on the switching device that is connected in series with the primary winding while the voltage stress on the main switch remains unchanged.
FIG. 1 is a schematic diagram of an ideal boost power converter circuit providing isolation and zero-voltage switching;
FIG. 2 are diagrams of waveforms of input choke current (ig) and voltage drop across S1 of the circuit shown in FIG. 1;
FIG. 3 are diagrams of waveforms of input choke current (ig), reflected load current (io/ n), magnetization current (iL.sbsb.m) and voltage across S2 (vs.sbsb.2) of the circuit shown in FIG. 1;
FIG. 4 is normalized trajectory of magnetization current and capacitor voltage of the circuit shown in FIG. 1;
FIG. 5 are characteristics of ideal ZVS boost converter of the circuit shown in FIG. 1;
FIG. 6 is a schematic diagram of another proposed power converter circuit with zero voltage switching, near-lossless clamping circuit and output voltage isolation;
FIG. 7 is a diagram of a waveform for iLm and vc of the circuit shown in FIG. 6;
FIG. 8 is a state plane diagram of iLm vs. vc for inLmax >1 of the circuit shown in FIG. 6;
FIG. 9 is a schematic diagram of another proposed circuit with isolation and extended operational duty ratio;
FIG. 10 are graphs displaying characteristic of Dmin vs. fns for n=1.0, 0.75, 0.5, 0.25 of the circuit shown in FIG. 9;
FIG. 11 are diagrams of simulation results for vs2, ig and iLm for duty ratio 0.5 of the circuit shown in FIG. 9;
FIG. 12 are diagrams of simulation results for vS1 and vS2 for duty ratio 0.5 of the circuit shown in FIG. 9;
FIG. 13 are diagrams of simulation results for ig and vS2 for duty ratio 0.5 of the circuit shown in FIG.
FIG. 14 are diagrams of simulation results for ig and vS2 for duty ratio 0.9 of the circuit shown in FIG. 9;
FIG. 15 are diagrams of simulation results for vS1, vS2 and v0 for duty ratio 0.9 of the circuit shown in FIG. 9;
FIG. 16 are diagrams of simulation results for IL.sbsb.m and vS2 for duty ratio 0.9 of the circuit shown in FIG.
FIG. 17 are diagrams of preliminary results from the PSPICE simulation of the circuit shown in FIG. 6;
FIG. 18 are diagrams of experimental waveforms for primary current i and vS2 of the circuit shown in FIG. 6;
FIG. 19 are diagrams of experimental waveforms for input current ig and vS2 of the circuit shown in FIG. 6;
FIG. 20 are diagrams of experimental waveforms for the output rectifier current io and vS2 of the circuit shown in FIG. 6; and
FIG. 21 is a block diagram of the active power factor correction system using ZVS current-fed converter.
An ideal converter possessing zero-voltage switching (ZVS) and output isolation is shown in FIG. 1 and designated as 10. Circuit 10 is connected between line or voltage source Vg and load Ro. Converter 10 has a choke or inductor L connected at an input terminal to voltage source Vg with the other terminal of the choke connected to main switching MOSFET M1. MOSFET M1 is represented by diode D1 and switch S1.
MOSFET M1 is connected in parallel with the circuit consisting of source Vg and the choke L connected in series and is connected to a terminal on a primary winding of transformer T1. MOSFET M2 is represented by switch S2, capacitor C and diode D2 that are connected in series with the primary winding of transformer T1.
Output transformer T1 has a magnetizing inductance designated as Lm that appears across the primary winding. Capacitor C is preferably a parasitic junction capacitance of MOSFET M2. A control circuit 40 is connected to switch MOSFET M1 and MOSFET M2. Control circuit 40 provides complementary pulses v100 and v101 to enable MOSFETS M1 and disable MOSFET M2 or vice versa. Inductance Lm and capacitor C form a series resonant circuit to permit switch S2 to be turned on and off when the voltage vS2 across switch S2 is zero volts.
Transformer T1 has a turn ratio of n:1 and provides electrical isolation and energy transfer from the input choke L and the voltage source Vg to the output circuit or rectifier 42. Circuit 42 consists of diode D3 in series with a secondary of terminal T1 and a filter capacitor C. Output circuit 42 is connected in parallel with the secondary of transformer T1 to load R0. The value of the reflected output capacitance seen from the primary is C0 /n2 and is much larger than the resonant capacitor C.
In FIG. 1, i denotes the transformer primary current which has two components, a reflected load current (i0 /n) and a magnetization current iLm. However only current iL.sbsb.m contributes linearly to the magnetic flux stored in the transformer core. MOSFETS M1 and M2 are enabled and disabled so that a resonant phenomenon occurs in the converter circuit 10 to provide polarity reversal of iL.sbsb.m within every switching period. Effectively, this polarity reversal causes the magnetic flux density in transformer T1 to reset and to swing within the linear region of the transformer core characteristics.
Assuming that the circuit 10 is operating in steady state and in the continuous conduction mode (ig (t)>0 at all times), waveforms of the converter input choke current (ig) and the voltage across switch S1 (vS.sbsb.1) are shown in FIG. 2. Referring to FIG. 2, at time t0, switch S1 is turned on and S2 turned off by circuit 40, causing ig to increase linearly in time and vS1 being held at zero voltage. At time t0 +DTS, circuit 40 turns off switch S1 while switch S2 is turned on a little before time t0 +DTS to keep current ig flowing smoothly through the primary winding of transformer T1 thus avoiding a large voltage spike. At time, to +DTS, the voltage vS1 transits from zero to nv0, i.e. the reflected output voltage across the primary winding. Voltage vS1 remains at nv0 until time t0 +TS when circuit 40 again turns on and off switch S1 and S2, respectively. Circuit 40 maintains a small overlapping on-time between switches S1 and S2 to ensure current ig maintains its continuity and deterministic slopes during switching transitions of both switches S1 and S2.
In FIG. 3, there is shown a more detailed waveform regarding the magnetization and the reflected-load currents (iL.sbsb.m and i0 /n) in comparison with the input choke current (ig) during converter 10 operation. In addition, the waveform of the voltage across switch S2 (designated as vS2) is shown to remain at zero from time t1 until switch S2 is turned on at time t0 +DTS to achieve zero-voltage switching.
During time t0 +DTS ≦t<t0 +TS, the majority of current ig contributes to the power transfer from the primary to the secondary side of the transformer T1 which provides the DC power to the load circuit R0. A small portion of current ig contributes to the magnetic energy stored in the transformer core, which is represented by the magnetization current iL.sbsb.m. During this time interval iL.sbsb.m is increasing even though current ig is decreasing. Because a majority of current ig causes diode D3 to remain forward-biased which results in a voltage nVo appearing across inductance Lm. The magnetization current iLm increases linearly from a negative value to zero and then to a maximum positive value at time t0 +TS.
At time t0 +TS (or tO), diode D3 is forced to turn-off by circuit 40 enabling switch S1 and disabling S2 resulting in current iL.sbsb.m reaching its maximum value designated as iL.sbsb.m max. From time t0 +TS to time t1 + TS (or t0 to t1), inductor Lm and capacitor C form a resonant circuit loop due to the conduction of switch S1. As can be seen from the waveforms shown in FIG. 3, current iLm decreases sinusoidally from its positive maximum (IL.sbsb.m,max) , crosses zero and approaches its negative minimum (-ILm,max) while voltage across C(vS2) completes its positive half of a sine wave at time t1 +TS (or t1). At time t1 +TS (o r t1), antiparallel diode D2 across capacitor C becomes forward-biased due to the negative current (-ILm, max) attempting to charge capacitor C in the opposite direction. Assuming that diode D2 is ideal, the voltage across capacitor C is clamped to zero and causing zero voltage drop across inductor Lm. Consequently, current iL.sbsb.m remains at its negative minimum (-ILm,max ) until switches S1 and S2 are turned off and turned on, respectively, at time t0 +(1 +D)TS (or t2 =t0 +DTS).
From the waveforms of current iL.sbsb.m and voltage vS2 (or vc for simplicity) shown in FIG. 3, their normalized trajectory ##EQU1## can be constructed as shown in FIG. 4. The following quantities are defined for convenience: ##EQU2## The resonant period To must be properly determined to ensure that sufficient time is provided to reset the magnetic core in a resonant fashion. From the waveforms of current iL.sbsb.m and voltage vS2 (or vc) shown in FIG. 3, ##EQU3## is the time spent in resetting current iL.sbsb.m from IL.sbsb.m,max to -IL.sbsb.m, max, Which is equal to one half of the resonant period. This resetting time must be less than the time for turning-on of switch S1 (DTS). This condition can be expressed as ##EQU4## If we define the normalized switching frequency, ##EQU5## Equation (1) can be rewritten as
ωnS ≦2D (3)
Equation (3) is characterized by the lower right triangular area shown in FIG. 5. If the selected ωnS and D pair is located within the triangular area, the core-reset mechanism as well as zero-voltage switching of voltage vS2 can be achieved successfully without saturating the core of transformer T1. To facilitate the selection of switching of switching device S2 with proper voltage ratings, one needs to characterize the relative voltage stress (VS2,max /nVo).
From the current iL.sbsb.m waveform depicted in FIG. 3, the change in the magnetization current when switch S2 is on from time t0 +DTS to time t0 +TS is 2ILm,max. Therefore, we can write ##EQU6## In terms of normalized quantity, (4) can be rewritten as ##EQU7## or
InLm,max =1/2(1-D)TS ω0 (5)
From the state-trajectory shown in FIG. 4, the normalized capacitor voltage of capacitor C, ##EQU8## is maximum when current innLm reaches zero. Since the center of the circular trajectory is at the origin, we have the following expression: From eq. (2) and ωo =2πfo, Eq. (6) can be rewritten as ##EQU9## From (7), relationship of ωns versus D can be plotted for several values of vnC,max as shown in FIG. 5. The design curves shown in FIG. 5 .aid in finding a maximum ωns that will yield the minimum voltage stress vnC,max an assigned duty ratio. Alternately, given a duty ratio, equations (3) and (6) may be solved to give values of ωns and VnC,max that can then be used to calculate the values for inductor L and capacitor C.
Zero-voltage-switching for both switches S1 and S2 is achieved if the increasing rate of the magnetization current is faster than the decreasing rate of the input choke current ig shown in FIG. 1. This can be accomplished at either light load conditions or by decreasing the magnetization inductance.
During the recovery time of the output rectifier 42, its recovery current will contribute to the fast increasing of the magnetization current and the slow decreasing of the input choke current through the conducted switch S2. When the recovery current vanishes, the magnetization current will have already reached its positive maximum while the input choke L will have reached its negative minimum.
After the output diode rectifier D3 is in a blocking state, the magnetization current will circulate through diode D1 and switch S2. During this time, the magnetization current latches at its positive maximum and the input choke L current increases. The diode D1 remains conductive as long as the magnetization current is greater than the input choke current, thus providing zero-voltage switching for switch S1. Sacrificing recovery loss, zero-voltage switching is achieved for both switches S1 and S2 in this manner.
Another proposed circuit of the zero-voltage switching boost converter with isolation is shown in FIG. 6 and designated generally as circuit 50. Circuit 50 includes the series combination of the voltage source Vg and inductor L connected in parallel with MOSFET M1 to transformer T1 primary winding. Circuit 50 also includes the MOSFET M2 connected in series between transformer T1 primary winding and a common terminal of voltage source Vg and operates as previously described in FIG. 1. The secondary of transformer T1 is connected to output rectifier 42.
A diode D5 is connected in series with capacitor CB across MOSFET M1. A switch S3 is connected in series with diode a D4 across the transformer T1 primary with a junction intermediate diode D4 and switch S3 connected to a junction intermediate diode D5 and capacitor CB.
Switches S1 and S2 are operated in a complementary fashion by controller 40. Diode D4, switch S3, diode D5 and capacitor CB form an almost lossless snubber circuit that is used to suppress or clamp the switching transient voltages across S1 and S2. By selecting a proper value for capacitor CB, the current rating of switch S3 can be made much smaller as compared to the size and current ratings of power switches S1 and S2.
Capacitor C is a parasitic component across the switching MOSFET S2 which has very small capacitance as compared to capacitance of capacitor CB. Inductance Lm is the magnetization inductance appearing at the transformer T1 primary. Inductance Lm and capacitor C form a resonant tank circuit which makes zero-voltage switching possible. Transformer T1 provides electrical isolation and energy transfer from the input choke L and the voltage source Vg to the output circuit or rectifier 42 which consists of diode D3, capacitor Co and load resistor Ro. The reflected output capacitance Co n2 is much larger than snubber the capacitance CB.
In practice, to assure that the input choke L is never open circuited, both of the switches S1 and S2 should have a small amount of overlap in their on-times. When S1 is off, S2 and S3 are turned on. The on-state of S2 allows the energy transfer from the input circuit (L and Vg) to the output circuit via transformer T1. Switch S3 is turned on (within the turn-off interval of S1) by controller to regulate the voltage across the snubber capacitor CB to the reflected output voltage across the primary winding of transformer T1. When the circuit responses reach their steady states, the voltage across capacitor CB settles at nV0.
The minimum duty ratio that allows just sufficient core-resetting mechanism is determined by the magnetization current iLm and the voltage across S1 and S2 (VS1 and Vs2, respectively). From FIG. 6, i denotes the transformer primary current which has two components: the reflected load current io /n and the magnetization current iLm. To analyze the response due to the magnetization current that only contributes to the magnetic flux in the transformer core, the reflected load current has been excluded from current i. Hence, the waveform of current iLm to be shown will proportionally represent the magnetic flux accumulated in the core. Typical normalized waveforms of voltage VnC and current iLm are shown in FIG. 7.
Referring to FIG. 7, at time t=t.sub.φ, S2 is turned off in a very short time after turning on of switch S1, resulting in the magnetization current iLm to resonantly decreasing from ILm max while the input choke current is linearly increasing through switch S1. Current iLm charges capacitor C and causes vC to resonantly increase. At time t=t1, vC26 is clamped to the voltage across capacitor CB which is equal to nV0 by the forward bias of diode D4. From this time, iLm decreases linearly.
At time t=t2, current iLm reaches zero and diode D4 is naturally turned off, resulting in the resonant discharge of capacitor C through the magnetization inductance Lm and S1. During this time, current iLm becomes negative. When voltage vC decreases to zero at time t=t3, the negative magnetization current will cause diode D2 to conduct and current iLm is latched at ILm,min through diode D2 and switch S1. Voltage vC remains at zero during this time. The sustained conduction of diode D2 allows switch S2 to be turned on at zero-voltage. Later, switch S1 is turned off at time t=t4 while switch S2 has just been turned on. From this time, voltage across switch S1, vS1, is first clamped to the voltage across capacitor CB and then clamped to the reflected output voltage nV0. Without capacitor CB and diode D5, vS1 could have high frequency ringing transients due to the resonance between the parasitic capacitance across switch S1 and the leakage inductance of the transformer.
From time t4 to t5, current iLm linearly increases from ILm,min to ILm max. Within this time interval, switch S3 is turned on to discharge the excess voltage across capacitor CB to the output circuit via transformer T1. Thus, capacitor CB never has its voltage run away. At time t=t5, S1 is turned on to complete one switching cycle.
To reset the transformer core properly, the circuit 50 must operate at a duty ratio above some minimum duty ratio, Dmin. For the sake of convenience, the voltage is normalized v0 by nV0 and the current iLm is normalized by (nV0)/Z0 where Z0 =√ Lm /C.
The trajectory of the normalized current LnLm versus the normalized voltage vnC are depicted in FIG. 8. Utilizing the geometry of this trajectory, two cases are analyzed to determine the minimum duty ratio Dmin.
In the case where inLm,max >1, to operate the transformer core without magnetic saturation, the average voltage across the transformer primary winding must be zero over a switching period. Mathematically, this constraint may be written as, ##EQU10## where vS1 is the voltage across switch S1, vC is the voltage across switch S2 and capacitor C(see FIG. 6) and the over-bar denotes average value of the variables. Since the average voltage over a switching period across an inductor is zero, the volt-second balance across the input choke L yields
VS1 =(1-D) nV0 (9)
Utilizing the waveforms shown in FIG. 7 and the state plane trajectory in FIG. 8, it can be shown that ##EQU11## Equation (10) is derived from the following relations:
When inLm,max approaches unity, the following limiting values are obtained ##EQU12##
The following expressions are derived: ##EQU13## where fns =2π/ω0 TS.
In the case where inLm,max <1, the trajectory of voltage vnC and current inLm is shown in FIG. 4. Using the geometry of this trajectory, the minimum duty ratio can be expressed as ##EQU14## for fns >2π/(2+π). Expressions for Dmin given by (10) and (12) are plotted versus the normalized switching frequency in FIG. 10 where the top line denotes our case (n=1) .
FIG. 9 shows another modified version of the basic converter circuit that was introduced in FIG. 6 and is designated as 80. Circuit 80 includes inductor L connected in parallel with MOSFET M1 to transformer T2. Circuit 80 also includes MOSFET M2 connected in series between the primary winding of transformer T2 and the common terminal of voltage source Vg. MOSFET M1 and MOSFET M2 are represented by components as previously described in FIG. 1.
Diode D5, connected in parallel with switch S3, represents a MOSFET M3 connected in series with a capacitor CA across MOSFET M1. The parallel combination of switch S6 and diode D6, representing MOSFET M6, is connected from one terminal of the primary winding of transformer T2 to a capacitor CB. The other terminal of capacitor CB is connected to the junction of capacitor CA and switch S3. Output rectifier circuit 82 is connected to the secondary of transformer T2. Rectifier circuit 82 includes diodes D7 and D8 connected in a full wave rectifier configuration with capacitor Co and load Ro. The full wave rectification requires a tapped secondary winding of transformer T2. The main power transfer is accomplished by the conduction of diode D7.
Modified circuit 80 utilizes a transformer T2 having an auxiliary winding NA having a fewer number of turns than the secondary winding Ns. As a result the turn ratio NA :NS =n1 :n2 is less than unity to extend the minimum operational duty ratio below 0.5. Note that n1 is the turn ratio from the primary to the secondary winding, and n2 is the turn ratio from the primary to the auxiliary winding. Switches S6 and S2 are controlled with complementary driving signals and, in practice, should not have an overlap on-time between them. However, to achieve zero-voltage switching across switch S2, S6 must be turned off at least T0 /4 seconds before S2 turns on, where To is the resonant period forming by Lm and C. Switches S2 and S1 are also driven by complementary signals but they should have overlapping conduction times. Switch S6 limits the voltage across capacitor CB such that it does not deviate from (n2 V0 -n1 V0) while switch S3 limits the voltage level across capacitor CA not exceeding above n1 V0 volts. As usual, capacitors CB and CA are assumed to be much larger than capacitance C, the parasitic capacitance of S2. We can calculate the minimum duty ratio Dmin, given by the following equation for inL,max >1: ##EQU15## and for iL,max <1 ##EQU16## where inL =iL Z0 /(n1 V0) and vnC =vC /(n1 V0). Using the expressions given by (13) and (14), we can plot the characteristic curves for Dmin versus fns. FIG. 10 shows these characteristics for n,=1.0, 0.75, 0.5, 0.25, where n=n1 /n2.
The converter shown in FIG. 1 was simulated at the duty ratio of 0.5 and 0.9 respectively. The following component values were used in the simulation:
Input voltage, Vg =160 V
Input choke, L=100 uH
Parasitic capacitance, C=800 pF
Transformer turns ratio, np :nS =1:1
Transformer magnetization inductance, Lm =1 mH
Load resistance, Ro =160 ohm
Output filter capacitance, Co =100 uF
Switching frequency, fs =100 kHz
FIGS. 11, 12 and 13 show the simulation results of the converter responses for the duty ratio of 0.5. FIG. 11 provides the voltage across switch S2 (vS2), the input choke and the magnetization currents (ig and iLm). The figure indicates that the converter is operated in the continuous conduction mode.
In FIG. 12, there is shown the voltages across switches S1 and S2 (vS1 and vS2) . In this figure, voltage vS1 and vS2 have the overlap on-time which can be observed from the overlapping time-intervals of zero voltage of the both switches. Additionally , zero voltage switching of switch S2 can be verified from this figure.
In FIG. 13 there is shown a more detailed waveform of the magnetization current (iLm) with voltage vS2 as the reference waveform. Current iLm swings between -800 and 800 mA and the shape of its waveform is in agreement with the theoretical waveform. The steady-state output voltage , which is not shown here, settles at 320.6 volts as expected.
In FIGS. 14, 15 and 16 there is shown the simulation results of the converter responses for the duty ratio of 0.9. FIG. 14 gives the waveforms of vS2 and ig. The average current for ig is approximately 115 amps.
In FIG. 15 there is shown voltage vS1 and vS2. Again, the zero-voltage switching of switch S2 is confirmed when vS2 has its zero voltage before S2 is turned on (or S1 is turned off).
Finally, in FIG. 16 there is shown current iLm and voltage vS2. Similarly, current iLm swings between -800 and 800 mA and has its waveform very close to the ideal waveform predicted from the theory.
A computer simulation of the circuit shown in FIG. 6 was carried out at 1 kW output load to demonstrate the zero-voltage switching capability of the converter. The following are the component values used in the simulation.
Input voltage, Vq =160 V
Input choke, L=100 μH
Parasitic capacitance, C=800 pF
Snubber capacitance, CB =0.1 μF
Transformer turns ratio, np : nS =1:1
Transformer coupling coefficient, kp =0.999999
Transformer primary leakage inductance, L1p =1 μH
Transformer magnetizing inductance, Lm =1 mH
Load resistance, Ro =160 Ω
Output filter capacitance, Co =10 μF
Duty ratio, D=0.6
Switching frequency, fS =100 kHz
In FIG. 17 there is shown the preliminary simulation results of the voltage across snubber capacitor CB (vCB in the lower plot) and the voltages across switches S1 and S2 (vS1 and VS2 in the upper plot, respectively). The voltage across capacitor CB (vCB) is observed to remain at a level around the reflected output voltage. The voltage across switch S2 (the added switch), VS2, reaches and remains at zero voltage before switch S2 is turned on. Thus, the zero-voltage turn-on is achieved. The voltage across switches S1 and S2 aid in verifying that the switches are never turned off simultaneously. When switch S1 is turned off, switch S2 is already on and the voltage across switch S1 is clamped to voltage vCB. This confirms that the voltage stresses of the switches are limited to the reflected output voltage.
Preliminary results from the experimental setup at very light loads are shown in FIGS. 18, 19, and 20. FIG. 18 shows the current through the primary winding of the transformer and the voltage across switch S2. In this case, the voltage across switch S2 is below the voltage across capacitor CB because the normalized magnetization current is less than unity. This case occurs only at light load conditions. When switch S2 is turned off, the voltage across it increases sinusoidally to its peak and then decreases to zero. At the same time, the magnetization current decreases from its peak to zero and becomes negative. Once the voltage across switch S2 reaches zero and the magnetization current is negative, the body diode across switch S2 is turned on and latches the current from time t1 to t2. In FIG. 19 there is shown the input choke current and the voltage across switch S2. In light load conditions the input choke current can decrease from its positive peak down to zero and become negative. The negative portion of the input choke current occurs due to the recovery current of the output rectifier that is reflected to the primary.
The current through the output rectifier is shown in FIG. 20. Notice that the magnetization current has also built up to some positive value when the output rectifier is in transition from the reverse recover to its blocking state. The positive magnetizing current will cause diode D1 across switch S1 to naturally conduct, allowing the input choke current to build up linearly even though switch S1 is not turned on. Since the input choke current is less than the magnetization current (latched due to conduction of diode D1 and switch S2), the conduction of diode D1 will be sustained and overlap with the conduction of switch S1. Thus, the duration of current increasing is longer than the duration of the on-time of switch S1. As a result, the recovery duration of the output rectifier becomes beneficial because zero-voltage-switching is established across switch S1 before it is turned on. Finally, the converter can fully operate with zero-voltage-switching for both switches S1 and S2 as described previously.
In FIG. 21 there is shown a system block diagram incorporating the converter circuit 50 shown in FIG. 6. In circuit 50, switches S1, S2 and S3 being MOSFETS are enabled by switching processing circuit 112 at the time intervals previously discussed. The input voltage of the converter is the rectified sine wave vg (t) obtained from the output of the full-bridge rectifier 110 connected to an ac source. The ac input of the full-bridge rectifier 110 can be the utility bus voltage having the frequency of 60 or 50 Hz.
The output of rectifier 110 is fed to circuit 50 to produce output voltage Vo. The output voltage Vo of circuit 50 is scaled down through circuit KS and impedance Z1 and compared to the reference voltage VREF. The comparison difference is amplified and low pass filtered with amplifier 117 to yield the voltage error VEA which has its steady DC voltage superimposed with the negligible ac component in the steady state.
The voltage error VEA is modulated in device 118 by the rectified sine wave sampled from the pulsating input Vsin (t)=Vg (t). The modulation output becomes the controlled current (IMUL) which is proportional to the product of Vsin and VEA. The product (Rs +Rc)xIMUL is used as the dynamic reference waveform of which the sinusoidal envelope is tracked by the scaled input current Rs Xig using the average-current mode controller 120. The averaged tracking error Vee, the output of the controller 120, is fed to the pulse-width modulator circuit 122 which delivers the PWM switching signal as the output to circuit 112. Circuit 112 responds to the PWM switching signal to control the on and off time intervals of switches S1, S2 and S3, as previously described.
In the active power factor correction (APFC) mode using the conventional boost converter, a PWM (pulse width modulation) signal can be used to control the main power switch directly. In this application of the proposed converter, switching signal processing circuit 112 is needed additionally to provide three switching voltages, vgs1, vgs2 and vgs3 which are used to control the MOSFETS M1, M2 and M3 respectively. The switching voltages vgs1 and vgs2 are almost complementary with some small overlapping on-time and no overlapping off-time. The switching voltages vgs1 and vgs3 are also almost complementary with sufficient overlapping off-time and no overlapping on-time.
The PWM signal is designed to have the minimum duty ratio of 0.55 and the maximum duty ratio of 0.95. The limited range of the operating duty ratio will provide the satisfactory system performance and the effective core-reset mechanism within the transformer T1.
In addition, the switching signal processing circuit should be capable of shutting down all the switching signals (Vgs1, Vgs2 and Vgs3) to zero voltage in the event that the PWM input signal disappears. This automatic shut-down mechanism will ensure that none of the power MOSFETS is latched-on during the absence of the PWM signal. Since the voltage loop-gain bandwidth of the APFC system is dependent very much on the mean-square of the rectified input voltage, vg (t), the feed forward of the quantity proportional to the inverse of the mean-square of vg (t) is used to reduce the variation of the loop gain bandwidth within a certain range of the ac input amplitude. Therefore, the controlled current IMUL driven by the multiplier circuit 120 can be written as ##EQU17## where k=0.0031936 is used in the simulation.
The average-current mode controller amplifies the actual tracking error Vie and provides the frequency compensated tracking error Vee as the output. The transfer function Vee (S)/Vie (S) is ##EQU18## where the constants ωz, ωp, and kI are given by,
ωz =21739.13 rad/sec
ωp =438405.8 rad/sec
The DC output voltage is scaled down by a factor of KS =0.012582 and is low-pass filtered by the voltage comparator of which the transfer function is given by ##EQU19## where, KLP =8.9747
ωpo =252.7806 rad/sec
This concludes the description of the preferred embodiments. A reading by those skilled in the art will bring to mind various changes without departing from the spirit and scope of the invention. It is intended, however, that the invention only be limited by the following appended claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4885675 *||Oct 7, 1988||Dec 5, 1989||Unisys Corporation||Transformer isolated AC to DC power conditioner with resistive input current|
|US5111372 *||Oct 9, 1990||May 5, 1992||Toko Kabushiki Kaisha||DC-DC converter|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5543704 *||Jun 8, 1994||Aug 6, 1996||Telefonaktiebolaget Lm Ericsson||Pulse width modulated DC-to-DC boost converter|
|US5636106 *||Jul 14, 1995||Jun 3, 1997||University Of Central Florida||Variable frequency controlled zero-voltage switching single-ended current-fed DC-to-AC converter with output isolation|
|US5663876 *||Sep 25, 1995||Sep 2, 1997||Lucent Technologies Inc.||Circuit and method for achieving zero ripple current in the output of a converter|
|US5734562 *||Jun 20, 1994||Mar 31, 1998||Redl; Richard||Power factor correction circuit|
|US5742151 *||Jun 20, 1996||Apr 21, 1998||Micro Linear Corporation||Input current shaping technique and low pin count for pfc-pwm boost converter|
|US5747977 *||Aug 25, 1997||May 5, 1998||Micro Linear Corporation||Switching regulator having low power mode responsive to load power consumption|
|US5781420 *||Oct 11, 1996||Jul 14, 1998||International Power Devices, Inc.||Single ended forward DC-to-DC converter providing enhanced resetting for synchronous rectification|
|US5798635 *||Feb 6, 1997||Aug 25, 1998||Micro Linear Corporation||One pin error amplifier and switched soft-start for an eight pin PFC-PWM combination integrated circuit converter controller|
|US5804950 *||Jun 20, 1996||Sep 8, 1998||Micro Linear Corporation||Input current modulation for power factor correction|
|US5808455 *||Nov 13, 1996||Sep 15, 1998||Micro Linear Corporation||DC-to-DC converter having hysteretic current limiting|
|US5811999 *||Dec 11, 1996||Sep 22, 1998||Micro Linear Corporation||Power converter having switching frequency phase locked to system clock|
|US5818207 *||Dec 11, 1996||Oct 6, 1998||Micro Linear Corporation||Three-pin buck converter and four-pin power amplifier having closed loop output voltage control|
|US5825165 *||Apr 3, 1996||Oct 20, 1998||Micro Linear Corporation||Micropower switch controller for use in a hysteretic current-mode switching regulator|
|US5841268 *||Sep 29, 1997||Nov 24, 1998||Power Architects Corporation||Multi-resonant soft switching snubber network for DC-to-DC converter|
|US5886516 *||Jun 23, 1997||Mar 23, 1999||Delco Electronics Corp.||Series resonant converter transformer assembly having integral inductor tank elements|
|US5886881 *||Jun 26, 1998||Mar 23, 1999||International Power Devices, Inc.||Single ended forward DC-to-DC converter providing enhanced resetting for synchronous rectification|
|US5894243 *||Dec 11, 1996||Apr 13, 1999||Micro Linear Corporation||Three-pin buck and four-pin boost converter having open loop output voltage control|
|US5903138 *||Aug 22, 1997||May 11, 1999||Micro Linear Corporation||Two-stage switching regulator having low power modes responsive to load power consumption|
|US5903446 *||Aug 29, 1996||May 11, 1999||Gaia Converter||Direct current voltage converter with soft switching|
|US5929614 *||Jun 13, 1997||Jul 27, 1999||Northrop Grumman Corporation||High efficiency DC step-up voltage converter|
|US5986899 *||Mar 10, 1999||Nov 16, 1999||International Power Devices, Inc.||Single ended forward DC-to-DC converter providing enhanced resetting for synchronous rectification|
|US6034489 *||Dec 4, 1997||Mar 7, 2000||Matsushita Electric Works R&D Laboratory, Inc.||Electronic ballast circuit|
|US6038142 *||Jun 10, 1998||Mar 14, 2000||Lucent Technologies, Inc.||Full-bridge isolated Current Fed converter with active clamp|
|US6072708 *||Aug 1, 1996||Jun 6, 2000||Benchmarq Microelectronics, Inc.||Phase controlled switching regulator power supply|
|US6075295 *||Apr 14, 1997||Jun 13, 2000||Micro Linear Corporation||Single inductor multiple output boost regulator|
|US6091233 *||Jan 14, 1999||Jul 18, 2000||Micro Linear Corporation||Interleaved zero current switching in a power factor correction boost converter|
|US6141224 *||Nov 15, 1999||Oct 31, 2000||International Power Devices, Inc.||Single ended forward DC-to-DC converter providing enhanced resetting for synchronous rectification|
|US6166455 *||Jan 14, 1999||Dec 26, 2000||Micro Linear Corporation||Load current sharing and cascaded power supply modules|
|US6278621||Jun 6, 2000||Aug 21, 2001||International Power Devices, Inc.||Single ended forward DC-to-DC converter providing enhanced resetting for synchronous rectification|
|US6341076 *||Sep 30, 2000||Jan 22, 2002||Next Power Corporation||Loss reduction circuit for switching power converters|
|US6344980||Nov 8, 1999||Feb 5, 2002||Fairchild Semiconductor Corporation||Universal pulse width modulating power converter|
|US6344986 *||Jun 15, 2000||Feb 5, 2002||Astec International Limited||Topology and control method for power factor correction|
|US6370039||Mar 31, 2000||Apr 9, 2002||Iwatt||Isolated power converter having primary feedback control|
|US6377481||Jun 13, 2000||Apr 23, 2002||Peco Ii, Inc.||Power supply including diode recovery current suppression circuit|
|US6381150||Nov 19, 1999||Apr 30, 2002||Iwatt||Isolated dual converter having primary side internal feedback for output regulation|
|US6400582 *||Nov 21, 2000||Jun 4, 2002||International Business Machines Corporation||Dual forward power converter utilizing coupling capacitors for improved efficiency|
|US6442052||Aug 30, 2001||Aug 27, 2002||International Business Machines Corporation||High efficiency power converter with fast transient response|
|US6465991||Jul 30, 2001||Oct 15, 2002||Koninklijke Philips Electronics N.V.||Switchable power converter with coupled inductor boost and coupled inductor SEPIC for multiple level input line power factor correction|
|US6469914||Oct 4, 2001||Oct 22, 2002||Fairchild Semiconductor Corporation||Universal pulse width modulating power converter|
|US6636430||Jul 29, 2002||Oct 21, 2003||University Of Central Florida||Energy transfer concept in AC/DC switch mode power supply with power factor correction|
|US6670779||Dec 5, 2001||Dec 30, 2003||Koninklijke Philips Electronics N.V.||High power factor electronic ballast with lossless switching|
|US6671188 *||Aug 16, 2002||Dec 30, 2003||Sanken Electric Co., Ltd.||Soft-switching power supply|
|US6737846 *||Dec 17, 2002||May 18, 2004||Green Power Technologies Ltd.||Method and voltage feedback circuitry for improving the performance of APFC converters|
|US6819575||Jul 25, 2002||Nov 16, 2004||University Of Central Florida||AC/DC switch mode power supply with power factor correction using direct energy transfer concept|
|US6898093||Jun 24, 2003||May 24, 2005||Toshiba International Corporation||Power conversion circuit with clamp and soft start|
|US7023717 *||Oct 20, 2003||Apr 4, 2006||Fidelix Y.K.||Switching power supply apparatus|
|US7193872||Jan 28, 2005||Mar 20, 2007||Kasemsan Siri||Solar array inverter with maximum power tracking|
|US7304461 *||Nov 17, 2005||Dec 4, 2007||Honda Motor Co., Ltd.||DC/DC converter|
|US7324361||Mar 19, 2007||Jan 29, 2008||Kasemsan Siri||Solar array inverter with maximum power tracking|
|US7429853 *||Feb 21, 2006||Sep 30, 2008||Delta Electronics, Inc.||Series resonant circuit and voltage stabilizing method thereof|
|US7504811||Oct 16, 2007||Mar 17, 2009||Honda Motor Co., Ltd.||DC/DC converter|
|US7541791 *||Aug 23, 2006||Jun 2, 2009||Energy Conservation Technologies, Inc.||Switch mode power converter having multiple inductor windings equipped with snubber circuits|
|US7548438 *||Jun 25, 2008||Jun 16, 2009||Iwatt Inc.||System and method for input current shaping in a power converter|
|US20030043600 *||Aug 16, 2002||Mar 6, 2003||Sanken Electric Co., Ltd||Soft-switching power supply|
|US20040120163 *||Oct 20, 2003||Jun 24, 2004||Fidelix Y.K.||Switching power supply apparatus|
|US20040264215 *||Jun 24, 2003||Dec 30, 2004||Toshiba International Corporation||Power conversion circuit with clamp and soft start|
|US20060103359 *||Nov 17, 2005||May 18, 2006||Honda Motor Co., Ltd.||DC/DC converter|
|US20060132105 *||Dec 16, 2004||Jun 22, 2006||Prasad Atluri R||Controlling inrush current|
|US20060186829 *||Feb 21, 2006||Aug 24, 2006||Delta Electronics, Inc.||Series resonant circuit and voltage stabilizing method thereof|
|US20070159866 *||Mar 19, 2007||Jul 12, 2007||Kasemsan Siri||Solar array inverter with maximum power tracking|
|US20070216385 *||Aug 23, 2006||Sep 20, 2007||Energy Conservation Technologies, Inc.||Switch mode power converter having multiple inductor windings equipped with snubber circuits|
|US20080049475 *||Oct 16, 2007||Feb 28, 2008||Yasuto Watanabe||DC/DC converter|
|US20110310638 *||Dec 22, 2011||Kim Myungbok||Power factor corrector and driving method thereof|
|EP0766372A2 *||Apr 29, 1996||Apr 2, 1997||Nec Corporation||Resonant DC-DC converter capable of controlling by pulse width modulation|
|U.S. Classification||363/16, 323/222|
|International Classification||H02M1/42, H02M1/00, H02M3/335|
|Cooperative Classification||H02M1/4208, H02M3/33569, Y02B70/126|
|European Classification||H02M3/335S, H02M1/42B|
|Jan 10, 1994||AS||Assignment|
Owner name: UNIVERSITY OF CENTRAL FLORIDA, FLORIDA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BATARSEH, ISSA E.;SIRI, KASEMSAN;REEL/FRAME:006857/0229;SIGNING DATES FROM 19931220 TO 19931228
|Feb 9, 1999||REMI||Maintenance fee reminder mailed|
|Jul 12, 1999||SULP||Surcharge for late payment|
|Jul 12, 1999||FPAY||Fee payment|
Year of fee payment: 4
|Aug 15, 2002||FPAY||Fee payment|
Year of fee payment: 8
|Jan 31, 2007||REMI||Maintenance fee reminder mailed|
|Mar 12, 2007||FPAY||Fee payment|
Year of fee payment: 12
|Mar 12, 2007||SULP||Surcharge for late payment|
Year of fee payment: 11
|Jan 27, 2010||AS||Assignment|
Owner name: UNIVERSITY OF CENTRAL FLORIDA RESEARCH FOUNDATION,
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:UNIVERSITY OF CENTRAL FLORIDA;REEL/FRAME:023854/0723
Effective date: 20100127