Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS5438007 A
Publication typeGrant
Application numberUS 08/127,767
Publication dateAug 1, 1995
Filing dateSep 28, 1993
Priority dateJul 2, 1993
Fee statusPaid
Also published asUS5371396
Publication number08127767, 127767, US 5438007 A, US 5438007A, US-A-5438007, US5438007 A, US5438007A
InventorsAlbert W. Vinal, Michael W. Dennen
Original AssigneeThunderbird Technologies, Inc.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Method of fabricating field effect transistor having polycrystalline silicon gate junction
US 5438007 A
Abstract
A field effect transistor includes a polycrystalline silicon gate having a semiconductor junction therein. The semiconductor junction is formed of first and second oppositely doped polycrystalline silicon layers, and extends parallel to the substrate face. The polycrystalline silicon gate including the semiconductor junction therein is perfectly formed by implanting ions into the top of the polycrystalline silicon gate simultaneous with implantation of the source and drain regions. The semiconductor junction thus formed does not adversely impact the performance of the field effect transistor, and provides a low resistance ohmic gate contact. The gate need not be masked during source and drain implant, resulting in simplified fabrication.
Images(7)
Previous page
Next page
Claims(7)
That which is claimed:
1. A method of forming a field effect transistor comprising the steps of:
providing a semiconductor substrate having an insulating layer on a face thereof;
forming a single polycrystalline silicon layer of first conductivity type on said insulating layer, said single polycrystalline silicon layer including a pair of opposing ends;
simultaneously doping a portion of said single polycrystalline silicon layer, and portions of said semiconductor substrate adjacent said pair of opposing ends, with dopant ions of a second conductivity type, to simultaneously form a semiconductor junction in said single polycrystalline silicon layer extending parallel to said substrate face, and spaced apart source and drain regions in said substrate at said opposing ends of said single polycrystalline silicon layer.
2. The method of claim 1 wherein said forming step comprises the steps of:
forming said single polycrystalline silicon layer on said insulating layer; and
patterning said single polycrystalline silicon layer to form said pair of opposing ends.
3. The method of claim 1 wherein said simultaneously doping step comprises the step of directing ions of said second conductivity type towards said substrate face.
4. The method of claim 3 wherein said single polycrystalline silicon layer is free of a masking layer thereon, during said simultaneously doping step, such that said ions of said second conductivity type enter into said single polycrystalline silicon layer.
5. The method of claim 1 wherein said insulating layer comprises a field oxide portion and a gate oxide portion, and wherein said single polycrystalline silicon layer is formed on said gate oxide portion.
6. The method of claim 1 wherein said single polycrystalline silicon layer forming step is preceded by the step of forming a well of said second conductivity type in said semiconductor substrate, at said substrate face, and wherein said single polycrystalline layer forming step comprises the step of forming said single polycrystalline silicon layer on said insulating layer such that said well extends beyond said first and second opposing ends at said substrate face.
7. The method of claim 1 further comprising the step of forming electrical contacts to said source and drain regions and to said single polycrystalline silicon layer.
Description

This application is a divisional of application Ser. No. 08/087,509, filed Jul. 2, 1993, now U.S. Pat. No. 5,371,396.

FIELD OF THE INVENTION

This invention relates to field effect transistor devices and fabrication methods and more particularly to field effect transistor devices which include polycrystalline silicon gates and methods of fabricating the same.

BACKGROUND OF THE INVENTION

Field effect transistors (FET) have become the dominant active device for very large scale integration (VLSI) and ultralarge scale integration (ULSI) applications, such as logic devices, memory devices and microprocessors, because the integrated circuit FET is by nature a high impedance, high density, low power device. Much research and development activity has focused on improving the speed and integration density of FETs, and on lowering the power consumption thereof.

Integrated circuit FETs are typically fabricated with a gate of polycrystalline silicon (also referred to as polysilicon). In some transistors, the polycrystalline silicon gate is counterdoped, i.e. doped of opposite conductivity from the source and drain regions of the FET. For example, U.S. Pat. Nos. 4,984,043 and 4,990,974, both by coinventor Albert W. Vinal and assigned to the assignee of the present application and both entitled Fermi Threshold Field Effect Transistor, the disclosures of which are hereby incorporated herein by reference, describe a field effect transistor which operates in the enhancement mode without requiring inversion by setting a device's threshold voltage to twice the Fermi potential of the semiconductor material. A polycrystalline silicon gate of opposite conductivity from the source and drain regions is preferably provided, in order to generate a gate contact potential which is equal and opposite to that of the substrate contact potential, thereby neutralizing the effect of the contact potentials. A Fermi threshold field effect transistor which includes a Fermi-Tub region surrounding the source and drain regions is described in U.S. Pat. No. 5,194,923 by coinventor Albert W. Vinal entitled Fermi Threshold Field Effect Transistor With Reduced Gate and Diffusion Capacitance, assigned to the assignee of the present invention, the disclosure of which is hereby incorporated herein by reference. Again, a polycrystalline silicon gate of opposite conductivity type from the source and drain regions is preferably provided.

A major problem in fabricating integrated circuit field effect transistors is masking the top of the polycrystalline silicon gate during source and drain implantation. It is difficult to form a mask on the gate without also masking the substrate face where the source and drain regions are to be implanted. Thus, complicated fabrication techniques have been devised for fabricating a gate cap to be used as a mask during source and drain implantations. Alternatively, counterdoped implants are required in the polycrystalline silicon gate, to counteract the effect of the doping ions accumulated therein as a result of source-drain implant.

Another problem in polycrystalline silicon gate field effect transistors is the contact between the polycrystalline silicon gate and the metal gate electrode thereon. It is desirable to have a low resistance ohmic contact between the metal gate electrode and the polycrystalline silicon gate. The contact should not behave as a Schottky barrier. Absent such a low resistance ohmic contact, device performance suffers.

SUMMARY OF THE INVENTION

It is therefore an object of the present invention to provide an improved method of fabricating a field effect transistor, and transistors so fabricated.

It is another object of the present invention to provide a field effect transistor which obviates the need to mask the gate during source and drain implantation, and methods of fabricating same.

It is still another object of the present invention to provide a polycrystalline silicon gate FET including a low resistance ohmic contact between the polycrystalline silicon gate and the gate electrode, and methods of fabricating same.

These and other objects are provided, according to the present invention, by forming a polycrystalline silicon gate of first conductivity type on an insulating layer on a semiconductor substrate. A portion of the polycrystalline silicon gate opposite the insulating layer, and portions of the semiconductor substrate adjacent opposing ends of the polycrystalline silicon gate, are simultaneously doped a second conductivity type. Thus, a semiconductor junction is formed in the polycrystalline silicon gate during formation of the spaced apart source and drain regions in the substrate, at the respective opposite ends of the polycrystalline silicon gate.

According to the invention, the top of the polycrystalline silicon gate is doped the second conductivity type, simultaneous with the doping of the source and drain regions. It has been found, according to the invention, that the semiconductor junction thus formed in the polycrystalline silicon gate does not adversely impact the performance of the field effect transistor. In particular, it has been found that the contact potential of the gate with the semiconductor junction therein is identical to the contact potential of the gate without the semiconductor junction therein. Moreover, since the source and drain regions are typically heavily doped, a heavily doped region of second conductivity type is simultaneously formed in the gate. Thus, a low resistance ohmic contact is formed with the metal gate electrode. Accordingly, a high performance polycrystalline silicon gate field effect transistor is provided which can be fabricated without masking the gate.

A field effect transistor according to the present invention includes a semiconductor substrate of first conductivity type, and spaced apart source and drain regions of second conductivity type in the semiconductor substrate at a face thereof. The field effect transistor also includes an insulating layer on the substrate face between the spaced apart source and drain regions. The field effect transistor also includes a first polycrystalline silicon layer of the first conductivity type, on the insulating layer opposite the substrate face, and a second polycrystalline silicon layer of the second conductivity type, on the first polycrystalline silicon layer opposite the insulating layer. The first and second polycrystalline silicon layers define a semiconductor junction therebetween extending parallel to the substrate face. Source, drain and gate electrodes electrically contact the source region, drain region and the second polycrystalline silicon layer, respectively. The second polycrystalline silicon layer is relatively highly doped compared to the first polycrystalline silicon layer to thereby form a low resistance ohmic contact with the gate electrode.

The polycrystalline silicon gate junction may be included in any field effect transistor which includes a polycrystalline silicon gate, in order to simplify fabrication thereof and provide a low resistance ohmic contact between the polycrystalline silicon gate and the gate electrode. The polycrystalline silicon gate junction is preferably used in a Fermi threshold field effect transistor, with or without a Fermi-Tub, such as described in the aforesaid U.S. patents and related pending patent applications, to enhance the performance and simplify fabrication thereof.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates a cross sectional view of a field effect transistor including a polycrystalline silicon gate junction according to the present invention.

FIGS. 2A-2C illustrate the transistor of FIG. 1 during intermediate fabrication steps.

FIGS. 3A and 3B illustrate a polycrystalline silicon P-doping profile for an N-channel Fermi-FET before and after anneal without the polycrystalline silicon gate junction of the present invention, and a P-doping profile before and after anneal for use with a polycrystalline silicon gate junction of the present invention, respectively.

FIGS. 4A and 4B illustrate a composite polycrystalline silicon doping profile during source/drain implant and subsequent anneal for an N-channel Fermi-FET without a polycrystalline silicon gate junction according to the present invention, and with a polycrystalline silicon gate junction according to the present invention, respectively.

FIG. 5 graphically illustrates a final doping profile for a polycrystalline silicon gate according to the present invention.

DESCRIPTION OF PREFERRED EMBODIMENTS

The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the thickness of layers and regions are exaggerated for clarity. Like numbers refer to like elements throughout.

Referring now to FIG. 1, an N-channel field effect transistor including a polycrystalline silicon gate junction according to the present invention is illustrated. Although FIG. 1 illustrates a low capacitance Fermi threshold field effect transistor, as described in U.S. Pat. No. 5,194,923, it will be understood by those having skill in the art that the present invention can be used with the Fermi threshold field effect transistors of U.S. Pat. Nos. 4,984,043 and 4,990,974, with other Fermi threshold field effect transistors, and with conventional insulated gate and buried channel field effect transistors as well.

Referring now to FIG. 1, an N-channel low capacitance Fermi FET 20 is illustrated. It will be understood by those having skill in the art that a P-channel Fermi FET may be obtained by reversing the conductivities of the N- and P-regions.

As illustrated in FIG. 1, FET 20 is fabricated in a semiconductor substrate 21 of first conductivity type, here P-type, and including a substrate face 21a. A Fermi-Tub region 22 of second conductivity type, here N-type, is formed in the substrate 21 at substrate face 21a. Spaced apart source and drain regions 23 and 24, respectively, of second conductivity type, here N-type, are formed in the Fermi-Tub region 22 at the substrate face 21a. It will be understood by those having skill in the art that the source and drain regions may also be formed in a trench in the substrate face 21a. A Fermi channel region 36 is formed in Fermi-Tub 22 between source 23 and drain 24. As described in the above cited patents to Vinal, at least the depth of the Fermi channel may be selected to produce zero vertical static electrical field across the channel 36 and at the substrate face 21a adjacent channel 36. In the '974 and '043 patents the depth of the Fermi channel is referred to as Yo. In the ' 923 patent it is referred to as Yf.

Still referring to FIG. 1, a conventional insulating layer 26 is formed on substrate 21 at substrate face 21a. Insulating layer 26 typically includes field insulating regions 26a which are relatively thick (for example, between about 0.5 μm and 1.0 μm) and a gate insulating region 26b which is typically relatively thin (for example between about 50 Å and 300 Å). It will be understood by those having skill in the art that insulating layer 26 is typically formed of silicon dioxide although many other materials may be used.

Still referring to FIG. 1, a polycrystalline silicon (polysilicon) gate 30 is formed on gate insulating region 26b opposite face 21a. According to the invention, polycrystalline silicon gate 30 is formed of two oppositely doped polycrystalline silicon layers. First polycrystalline silicon layer 30a is formed on gate insulating region 26b opposite face 21a and is doped the first conductivity type, here P-type. Second polycrystalline silicon layer 30b is formed on first polycrystalline silicon layer 30a, opposite insulating layer 26b. Second polycrystalline silicon layer 30b is doped the second conductivity type, here N-type.

As shown in FIG. 1, the source region 23, drain region 24 and second polycrystalline silicon layer 30b are all doped the same conductivity type. Moreover, because these regions are all formed using a single implant, as described below, they all have the same doping concentration, designated N++ in FIG. 1. Thus, second polycrystalline silicon layer 30b is relatively heavily doped compared to first polycrystalline silicon layer 30a. Relatively heavily doped second polycrystalline silicon layer 30b forms a low resistance ohmic contact with gate electrode 29.

Source electrode 27 and drain electrode 28 form low resistance ohmic contacts to source region and drain region 23 and 24 respectively. FET 20 also typically includes sidewall spacers 32 formed of silicon dioxide, silicon nitride, combinations thereof, or other insulators, for isolating opposing ends 30d, 30e of polycrystalline silicon gate 30 from the remainder of the device.

Referring now to FIGS. 2A-2C, a method for fabricating the field effect transistor 20 of FIG. 1 will now be described. As illustrated in FIG. 2A, the field effect transistor is formed by providing a semiconductor substrate 21 having an insulating region 26 on a face 21a thereof. Relatively thick and relatively thin portions 26a and 26b, respectively, of insulating layer 26, may be formed using conventional techniques. If a Fermi-FET including a Fermi-Tub is being formed, a Fermi-Tub 22 may also be formed in the semiconductor substrate between adjacent relatively thick portions 26a of insulating layer 26.

Still referring to FIG. 2A, a polycrystalline silicon layer 33, typically between about 1,000 and 10,000 Å thick, is formed on insulating layer 26. Then, as shown in FIG. 2A, ions of first conductivity type are implanted in polycrystalline silicon layer 33 in the direction shown by arrows 34 to form a doped polycrystalline silicon layer. Preferred doping concentration and profiles will be described below. Multiple implants may be used. It will also be understood by those having skill in the art that polycrystalline silicon layer 33 may be formed by in situ doping rather than by ion implantation, or by using other conventional techniques.

Referring now to FIG. 2B, polycrystalline silicon layer 33 is patterned, using conventional masking and etching techniques, and sidewall spacers 32 are formed at opposing ends 33a, 33b of the patterned polycrystalline silicon layer 33. The formation of sidewall spacers 32 are well known to those having skill in the art and need not be described further herein.

Referring now to FIG. 2C, implantation of ions of second conductivity type in the direction shown by arrows 35 is performed to provide source and drain regions 23 and 24 and second conductivity doping type to polycrystalline silicon gate region 30b. Multiple implants may be used. It will be understood by those having skill in the art that diffusion or other conventional techniques may also be used rather than ion implantation. According to the invention, polycrystalline silicon layer 33 does not include a mask or cap on the top thereof. Rather, the top of polycrystalline silicon layer 33 remains unmasked so that the ions 35 implant into layer 33. Thus, a first polycrystalline silicon layer 30a of first conductivity type and a second polycrystalline silicon layer 30b of second conductivity type are formed, with a semiconductor junction 30c therebetween, extending generally parallel to substrate face 21a.

As also shown in FIG. 2C, simultaneous with formation of region 30b in the polycrystalline silicon gate 33, source 23 and drain 24 are also formed at opposing ends 33a, 33b of polycrystalline silicon gate 33, respectively. Since the source 23, drain 24 and second polycrystalline silicon layer 30b are all formed in a single implant or diffusion step, they are all of the same conductivity type and all are of the same doping concentration. Moreover, since these implant produces a relatively high doping concentration, compared to first polycrystalline silicon layer 30a, a low resistance ohmic contact is formed. The structure of FIG. 2C is then metallized using conventional techniques to form the structure of FIG. 1.

It will now be shown that the total contact potential (also referred to as "flat-band voltage") due to metal gate electrode 29 contact to the polycrystalline silicon gate 30 including a semiconductor junction 30c therein, is identical to a metal gate contact to a conventional uniformly doped polycrystalline silicon gate. In particular, for a conventional uniformly doped polycrystalline silicon gate, the flat-band gate voltage Vfbg developed between the metal gate contact and a P-type polycrystalline silicon gate at the interface between the gate oxide and the polycrystalline silicon gate is: ##EQU1## Where: K is 1.38×10-23 Joules/°Kelvin;

T is temperature in degrees Kelvin;

q is 1.6×10-19 coulombs;

N is the effective concentration of electrons within the bottom edge of the metal conduction band;

Nas is the acceptor concentration within the polycrystalline silicon gate at the insulating layer-gate interface; and

Ni is the intrinsic carrier concentration of the polycrystalline silicon gate material.

According to the invention, the flat-band voltage developed between the metal gate contact 29 and the P-type polycrystalline silicon layer 30a at the interface with the gate insulating layer 26b is: ##EQU2## Where Nd + is the donor concentration in layer 30b.

Accordingly, the gate contact flat-band voltage is identical for a gate including a junction according to the present invention and contact to a conventional polycrystalline silicon gate. Equations (3) and (4) are analogous to Equations (1) and (2) for a field effect transistor of opposite conductivity type from that shown in FIG. 1: ##EQU3## Where Nds - is the donor concentration within the polycrystalline silicon gate at the interface with the insulating layer.

Preferably, the thickness of the polycrystalline silicon gate 30 is a approximately twice the depth of the drain and source regions 23, 24. The thickness Yj of the depletion region at the P-N junction 30c is very thin, approximately 100 Å, and is described by Equation (5). Since the depletion region is so thin, it has minimal effect on determining the thickness of the polycrystalline silicon gate. ##EQU4## Where: es is the permittivity of channel 36

Npol is the gate concentration at the insulating layer interface;

Ndif is the gate concentration in region 30b.

Referring again to FIG. 2A, ions 34 may be boron in sufficient quantity to result in a desired concentration at the interface between polycrystalline layer 31 an gate insulator 26b at the end of the processing sequence of FIG. 2C. FIG. 3A illustrates a P-type polycrystalline silicon doping profile for an N-channel Fermi-FET without incorporating the polycrystalline silicon gate junction of the present invention. FIG. 3B depicts a similar device which will incorporate a polycrystalline silicon gate junction. The presence of a polycrystalline silicon gate junction 30c (not shown in FIG. 3B) allows a much lower initial dose for the boron implant 34, and a somewhat longer drive-in anneal. The concentration at the polysilicon-gate 30--insulator 26b interface is initially set to the desired final concentration when using the polycrystalline silicon gate junction technique. Otherwise the initial polycrystalline silicon gate implant concentration must be set to several times the desired final level shown in FIG. 3A to counteract the effects of the diffusion implant.

FIGS. 4A and 4B illustrate both phases of polycrystalline silicon doping during the source-drain implant and subsequent anneal for a Fermi-FET without a gate junction and for a Fermi-FET with a gate junction, respectively. The polycrystalline silicon gate 30 itself is used to form the self-aligned source and drain regions 23, 24 by implanting with a high dose N-type implant 35 of low enough energy so as not to penetrate through the polycrystalline silicon gate structure. The final doping profile for the polycrystalline silicon gate 30 of FIG. 1 is illustrated in FIG. 5.

It will be understood by those having skill in the art that the semiconductor junction 30c introduces capacitance, and therefore adds an additional gate capacitance factor that should be considered in determining channel conduction during the rise and fall time of gate voltage. This additional junction decreases the net gate capacitance by a negligible amount as will now be shown. An expression for the gate capacitance is: ##EQU5##

For typical designs, the polycrystalline silicon gate junction capacitance, Cpj *, F/cm2, should be at least one order of magnitude greater than the net series capacitance, Cg *, of the gate insulator Cox * and channel capacitance Cch * due to carrier flow depth δ. ##EQU6## Where; Cox *=ei /Tox

Cch *=2es

e1 =permittivity of gate insulator 26b

Tox =thickness of gate insulator 26b

es =permittivity of channel 36

δ=carrier flow depth ##EQU7## Ndo =doping concentration; i.e. at the top of the polycrystalline silicon gate region 30b.

Npol =gate doping concentration at the insulator interface 21a.

Ni =Intrinsic carrier concentration of the polycrystalline silicon gate.

eg =permittivity of polysilicon gate regions 30a and 30b.

The required gate voltage coupling efficiency Ge is defined below. ##EQU8## Accordingly, the presence of junction 30c has little effect on diminishing the electrical signal voltage coupled through the insulator 26b to the channel surface 21a during a gate signal voltage rise or fall time.

In the drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US3976511 *Jun 30, 1975Aug 24, 1976Ibm CorporationMethod for fabricating integrated circuit structures with full dielectric isolation by ion bombardment
US4543597 *Jun 22, 1983Sep 24, 1985Tokyo Shibaura Denki Kabushiki KaishaDynamic semiconductor memory and manufacturing method thereof
US4697333 *Feb 19, 1986Oct 6, 1987Kabushiki Kaisha ToshibaIon penetration prevention;
US4745079 *Mar 30, 1987May 17, 1988Motorola, Inc.Method for fabricating MOS transistors having gates with different work functions
US4808555 *Jul 10, 1986Feb 28, 1989Motorola, Inc.Integrated circuits; semiconductors; low temperature
US4912061 *Apr 4, 1988Mar 27, 1990Digital Equipment CorporationMethod of forming a salicided self-aligned metal oxide semiconductor device using a disposable silicon nitride spacer
US4978626 *Sep 2, 1988Dec 18, 1990Motorola, Inc.LDD transistor process having doping sensitive endpoint etching
US4984043 *Jun 22, 1989Jan 8, 1991Thunderbird Technologies, Inc.Fermi threshold field effect transistor
US4990974 *Mar 2, 1989Feb 5, 1991Thunderbird Technologies, Inc.Fermi threshold field effect transistor
US5061647 *Oct 12, 1990Oct 29, 1991Motorola, Inc.Forming a conductive layer over a substrate having a gate dielectric, depositiong a work function adjusting material and etching to form an inverse-t-lightly-doped-drain
US5093700 *Apr 8, 1991Mar 3, 1992Nec Electronics Inc.Single gate structure with oxide layer therein
US5168072 *Oct 12, 1990Dec 1, 1992Texas Instruments IncorporatedMethod of fabricating an high-performance insulated-gate field-effect transistor
US5185279 *Mar 22, 1991Feb 9, 1993Kabushiki Kaisha ToshibaMethod of manufacturing insulated-gate type field effect transistor
US5187122 *Feb 26, 1991Feb 16, 1993France Telecom Establissement Autonome De Droit PublicProcess for fabricating an integrated circuit using local silicide interconnection lines
US5194923 *Jan 28, 1992Mar 16, 1993Thunderbird Technologies, Inc.Fermi threshold field effect transistor with reduced gate and diffusion capacitance
US5202276 *Nov 8, 1991Apr 13, 1993Texas Instruments IncorporatedMethod of forming a low on-resistance DMOS vertical transistor structure
US5210435 *Aug 16, 1991May 11, 1993Motorola, Inc.ITLDD transistor having a variable work function
US5242844 *Jan 22, 1991Sep 7, 1993Sony CorporationDepositing a polycrystalline silicon film on a glass substrate to a specified thickness and forming a gate electrtode on film to produce a field effect transistor
US5244823 *Oct 7, 1992Sep 14, 1993Sharp Kabushiki KaishaProcess for fabricating a semiconductor device
US5256586 *Jul 5, 1991Oct 26, 1993Samsung Electronics Co., Ltd.Gate-to-drain overlapped MOS transistor fabrication process
US5272099 *Nov 27, 1992Dec 21, 1993Etron Technology Inc.Fabrication of transistor contacts
US5987581 *Apr 2, 1997Nov 16, 1999Intel CorporationConfigurable address line inverter for remapping memory
JPH04102374A * Title not available
JPH04154170A * Title not available
JPS53123682A * Title not available
Non-Patent Citations
Reference
1 *A Novel p n Junction Polycrystalline Silicon Gate MOSFET, K. V. Anand et al., Int. J. Electronics, vol. 54, No. 2, 1983, pp. 287 298.
2A Novel p-n Junction Polycrystalline Silicon Gate MOSFET, K. V. Anand et al., Int. J. Electronics, vol. 54, No. 2, 1983, pp. 287-298.
3Chou, N. and J. Shepard, "Variable Threshold Field-Effect Transistor", IBM Technical Disclosure Bulletin, vol. 13, No. 6, Nov. 1970, pp. 1485.
4 *Chou, N. and J. Shepard, Variable Threshold Field Effect Transistor , IBM Technical Disclosure Bulletin, vol. 13, No. 6, Nov. 1970, pp. 1485.
5 *Device Design for the Submicrometer p Channel FET with N Polysilicon Gate, K. M. Cham et al., IEEE Transactions on Electron Devices, vol. ED 31, No. 7, Jul. 1984, pp. 964 968.
6Device Design for the Submicrometer p-Channel FET with N+ Polysilicon Gate, K. M. Cham et al., IEEE Transactions on Electron Devices, vol. ED-31, No. 7, Jul. 1984, pp. 964-968.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US5734194 *Jan 31, 1997Mar 31, 1998Motorola, Inc.Semiconductor device and method of making
US5804496 *Jan 8, 1997Sep 8, 1998Advanced Micro DevicesSemiconductor device having reduced overlap capacitance and method of manufacture thereof
US5981364 *Dec 6, 1995Nov 9, 1999Advanced Micro Devices, Inc.Method of forming a silicon gate to produce silicon devices with improved performance
US6030875 *Dec 19, 1997Feb 29, 2000Advanced Micro Devices, Inc.Method for making semiconductor device having nitrogen-rich active region-channel interface
US6091118 *Jun 24, 1998Jul 18, 2000Advanced Micro Devices, Inc.Semiconductor device having reduced overlap capacitance and method of manufacture thereof
US6232163 *Jul 28, 1999May 15, 2001International Business Machines CorporationMethod of forming a semiconductor diode with depleted polysilicon gate structure
US6461918Dec 20, 1999Oct 8, 2002Fairchild Semiconductor CorporationPower MOS device with improved gate charge performance
US6492688Mar 2, 1999Dec 10, 2002Siemens AktiengesellschaftDual work function CMOS device
US6518105 *Dec 10, 2001Feb 11, 2003Taiwan Semiconductor Manufacturing CompanyHigh performance PD SOI tunneling-biased MOSFET
US6534825Aug 14, 2002Mar 18, 2003Fairchild Semiconductor CorporationPower MOS device with improved gate charge performance
US6617202 *Jun 27, 2001Sep 9, 2003Hynix Semiconductor Inc.Method for fabricating a full depletion type SOI device
US6867458 *Mar 1, 2002Mar 15, 2005Fujitsu LimitedSemiconductor device and method for fabricating the same
US7265415Oct 8, 2004Sep 4, 2007Fairchild Semiconductor CorporationMOS-gated transistor with reduced miller capacitance
US7265416Feb 12, 2003Sep 4, 2007Fairchild Korea Semiconductor Ltd.High breakdown voltage low on-resistance lateral DMOS transistor
US7319256Jun 19, 2006Jan 15, 2008Fairchild Semiconductor CorporationShielded gate trench FET with the shield and gate electrodes being connected together
US7345342Dec 29, 2004Mar 18, 2008Fairchild Semiconductor CorporationPower semiconductor devices and methods of manufacture
US7352036Jul 28, 2005Apr 1, 2008Fairchild Semiconductor CorporationSemiconductor power device having a top-side drain using a sinker trench
US7368777May 26, 2005May 6, 2008Fairchild Semiconductor CorporationAccumulation device with charge balance structure and method of forming the same
US7385248Aug 9, 2005Jun 10, 2008Fairchild Semiconductor CorporationShielded gate field effect transistor with improved inter-poly dielectric
US7429523Mar 17, 2006Sep 30, 2008Fairchild Semiconductor CorporationMethod of forming schottky diode with charge balance structure
US7473603Nov 12, 2007Jan 6, 2009Fairchild Semiconductor CorporationMethod for forming a shielded gate trench FET with the shield and gate electrodes being connected together
US7504306Apr 4, 2006Mar 17, 2009Fairchild Semiconductor CorporationMethod of forming trench gate field effect transistor with recessed mesas
US7534683Jul 27, 2007May 19, 2009Fairchild Semiconductor CorporationMethod of making a MOS-gated transistor with reduced miller capacitance
US7576388Sep 26, 2004Aug 18, 2009Fairchild Semiconductor CorporationTrench-gate LDMOS structures
US7582519Jul 14, 2006Sep 1, 2009Fairchild Semiconductor CorporationMethod of forming a trench structure having one or more diodes embedded therein adjacent a PN junction
US7598144Dec 7, 2007Oct 6, 2009Fairchild Semiconductor CorporationMethod for forming inter-poly dielectric in shielded gate field effect transistor
US7605040Jul 25, 2007Oct 20, 2009Fairchild Korea Semiconductor Ltd.Method of forming high breakdown voltage low on-resistance lateral DMOS transistor
US7625793Sep 26, 2005Dec 1, 2009Fairchild Semiconductor CorporationPower MOS device with improved gate charge performance
US7638841May 31, 2006Dec 29, 2009Fairchild Semiconductor CorporationPower semiconductor devices and methods of manufacture
US7652326May 31, 2006Jan 26, 2010Fairchild Semiconductor CorporationPower semiconductor devices and methods of manufacture
US7713822Oct 10, 2008May 11, 2010Fairchild Semiconductor CorporationMethod of forming high density trench FET with integrated Schottky diode
US7732876Feb 27, 2008Jun 8, 2010Fairchild Semiconductor CorporationPower transistor with trench sinker for contacting the backside
US7772668Dec 26, 2007Aug 10, 2010Fairchild Semiconductor CorporationShielded gate trench FET with multiple channels
US7855415Feb 15, 2008Dec 21, 2010Fairchild Semiconductor CorporationPower semiconductor devices having termination structures and methods of manufacture
US7859047Nov 11, 2008Dec 28, 2010Fairchild Semiconductor CorporationShielded gate trench FET with the shield and gate electrodes connected together in non-active region
US7936008May 2, 2008May 3, 2011Fairchild Semiconductor CorporationStructure and method for forming accumulation-mode field effect transistor with improved current capability
US7956402 *Jan 11, 2008Jun 7, 2011Micron Technology, Inc.Double-doped polysilicon floating gate
US7982265Jan 22, 2008Jul 19, 2011Fairchild Semiconductor CorporationTrenched shield gate power semiconductor devices and methods of manufacture
US8013387Dec 26, 2007Sep 6, 2011Fairchild Semiconductor CorporationPower semiconductor devices with shield and gate contacts and methods of manufacture
US8013391Dec 21, 2007Sep 6, 2011Fairchild Semiconductor CorporationPower semiconductor devices with trenched shielded split gate transistor and methods of manufacture
US8026558Jun 7, 2010Sep 27, 2011Fairchild Semiconductor CorporationSemiconductor power device having a top-side drain using a sinker trench
US8084327Dec 30, 2008Dec 27, 2011Fairchild Semiconductor CorporationMethod for forming trench gate field effect transistor with recessed mesas using spacers
US8129245Aug 26, 2011Mar 6, 2012Fairchild Semiconductor CorporationMethods of manufacturing power semiconductor devices with shield and gate contacts
US8143123Mar 3, 2008Mar 27, 2012Fairchild Semiconductor CorporationMethods of forming inter-poly dielectric (IPD) layers in power semiconductor devices
US8143124Feb 15, 2008Mar 27, 2012Fairchild Semiconductor CorporationMethods of making power semiconductor devices with thick bottom oxide layer
US8148233Jul 7, 2011Apr 3, 2012Fairchild Semiconductor CorporationSemiconductor power device having a top-side drain using a sinker trench
US8198677Jul 8, 2009Jun 12, 2012Fairchild Semiconductor CorporationTrench-gate LDMOS structures
US8350317Dec 11, 2009Jan 8, 2013Fairchild Semiconductor CorporationPower semiconductor devices and methods of manufacture
US8476709 *Aug 24, 2006Jul 2, 2013Infineon Technologies AgESD protection device and method
US8482071Apr 8, 2011Jul 9, 2013Infineon Technologies AgDiode biased ESD protection device and method
US8518777Apr 8, 2011Aug 27, 2013Fairchild Semiconductor CorporationMethod for forming accumulation-mode field effect transistor with improved current capability
US8680611Aug 30, 2012Mar 25, 2014Fairchild Semiconductor CorporationField effect transistor and schottky diode structures
US8698248 *Apr 24, 2008Apr 15, 2014Yoshikazu MoriwakiSemiconductor device and method of forming the same
US8786045Sep 9, 2010Jul 22, 2014Fairchild Semiconductor CorporationPower semiconductor devices having termination structures
US20080265332 *Apr 24, 2008Oct 30, 2008Elpida Memory, Inc.Semiconductor device and method of forming the same
Classifications
U.S. Classification438/289, 257/E21.433, 257/E21.197, 438/592, 257/E29.154, 438/307, 438/297
International ClassificationH01L21/28, H01L29/49, H01L21/336
Cooperative ClassificationH01L29/4916, H01L21/28035, H01L29/66575
European ClassificationH01L29/66M6T6F11B, H01L21/28E2B2, H01L29/49C
Legal Events
DateCodeEventDescription
May 17, 2012ASAssignment
Owner name: UNILOC LUXEMBOURG S. A., LUXEMBOURG
Effective date: 20111212
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:THUNDERBIRD TECHNOLOGIES, INC.;REEL/FRAME:028229/0934
Jan 24, 2007FPAYFee payment
Year of fee payment: 12
Feb 20, 2003FPAYFee payment
Year of fee payment: 8
Feb 20, 2003SULPSurcharge for late payment
Year of fee payment: 7
Feb 19, 2003REMIMaintenance fee reminder mailed
Jan 22, 1999FPAYFee payment
Year of fee payment: 4