|Publication number||US5452456 A|
|Application number||US 07/993,923|
|Publication date||Sep 19, 1995|
|Filing date||Dec 18, 1992|
|Priority date||Dec 18, 1992|
|Also published as||CA2152041A1, CA2152041C, DE69321255D1, DE69321255T2, EP0674783A1, EP0674783B1, US6256658, WO1994015283A1|
|Publication number||07993923, 993923, US 5452456 A, US 5452456A, US-A-5452456, US5452456 A, US5452456A|
|Inventors||Jean-Charles D. Mourey, Sean R. Parent, Bruce K. Jones, Alan W. Lillich, Erik L. Eidt, Eric P. Traut|
|Original Assignee||Apple Computer, Inc.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (10), Non-Patent Citations (16), Referenced by (43), Classifications (12), Legal Events (8)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This invention relates generally to computer systems, and more specifically to a computer system which allows code written in incompatible object codes to be mixed in a single program for execution.
When a new computer processor is developed, existing applications or programs, herein "applications", which executed properly on a prior computer processor may not execute properly on the new computer processor. These old, or in other words, non-native applications are typically "ported", i.e. rewritten or translated, to run on the new processor. Usually, until an application is ported, it is unable to take advantage of any beneficial features in the new processor. Depending on the amount of effort required to port the application, there may be a substantial amount of time lost before an application can benefit from the new processor.
Typically a computer system having the new computer processor will have a separate environment for running "old" applications written for the old processor. This environment is called a "compatibility box". In these systems there is substantially no interaction between the compatibility box and the new processor environment, otherwise known as the "native" environment. Thus, "old" applications can not take advantage of performance benefits and other advantageous features available in the native environment.
Some computer systems have emulators which permit the computer system to execute code which is written for a processor other than the processor which is native to the computer system. Typically, these emulators assume a single runtime environment, that is to say that they assume that the conventions for invoking program procedures and performing stack manipulations are common to both the native and non-native or emulated code. These emulators typically just alter the instructions set and are not structured to handle two different types of program object code which have different routine calling and stack manipulation conventions. For example, these emulators are ill-equipped to handle CISC ("Complex Instruction Set Computer") such as Motorola 68000 (herein "68K") and RISC ("Reduced Instruction Set Computer") code (such as the IBM PowerPC or the IBM RISC System/6000) herein "RISC" simultaneously on the same machine. PowerPC, IBM and RISC System/6000 are registered trademarks of International Business Machines Corporation, Armonk, N.Y.
Background information on CISC machines can be found in "Inside Macintosh", Vols. I-VI, published by Addison-Wesley Publishing Co., 1985-1991, the disclosure of which is hereby incorporated by reference. Background information on IBM's RISC System/6000 machine can be found in "Machine organization of the IBM RISC System/6000 processor" by Gregory F. Grohoski and "IBM RISC System/6000 processor architecture" by R. R. Oehler and R. D. Groves, both articles published in IBM Journal of Research and Development, Vol. 34, No. 1, January 1990, at pp. 37-58 and pp. 23-36, respectively, the disclosures of which are hereby incorporated by reference.
Background information on IBM's RISC subroutine linkage conventions may be found in "AIX XL FORTRAN Compiler/6000 User's Guide Version 2.3", Chapter 10, September 1992, International Business Machines Corporation, Armonk, N.Y. and in "Managing programs and libraries in AIX Version 3 for RISC System/6000 processors", by Marc A. Auslander, published in IBM Journal of Research of Development, Vol. 34, No. 1, January 1990, pp. 98-104, the disclosures of which are hereby incorporated by reference. AIX is a trademark of International Business Machines Corporation.
In a 68K environment, a procedure pointer addresses the 68K routine itself, but in some other environments such as RISC, a procedure pointer addresses a structure such as a data structure or executable code which contains among other information an address of the routine. In the RISC System/6000 environment, the structure contains an address of an entry point to the routine, an address of a table of contents for a module in which that routine is bound and a pointer to an environment for languages that require such a pointer. If the RISC code were conformed to match the 68K runtime model, no advantages of the RISC instruction set could be used.
In some prior computer systems, to execute on a single processor two or more programming languages having different calling conventions the programming languages are altered to each use a common baseline calling convention. In other prior systems, a programming language is structured to explicitly handle the different calling conventions of the other languages.
Typically, computer systems which emulate prior processors in addition to supporting a new native processor only support one environment at a time. In other words, applications running simultaneously are executed in the same processor environment or mode. For example, when multiple applications are being executed at the same time, even if only one of the applications is written for a non-native processing environment and all of the other applications are designed for the native environment, ALL of the applications will be executed in an emulated environment appropriate for that one non-native application. Thus, none of those applications benefit from the advantages provided by the new, native processor.
It is a principal object of this invention to provide a transparent mechanism for switching between a plurality of processor modes such that an application or program can access any processor mode.
Another object of this invention is to provide a mechanism for an application to explicitly access a particular processor mode.
Another object of this invention is to provide a mechanism for identifying the appropriate processor mode on which to execute a particular program segment.
Another object of this invention is to support multiple applications in multiple environments at substantially the same time.
Another object of this invention is to permit a computer system to execute system software which is based in part on a plurality of processors.
Another object of this invention is to allow an executing program to change from a first processor mode to a second processor mode without changing the program's code.
This invention provides a method and apparatus for switching between execution of a plurality of object code types having different conventions for invoking program procedures and performing stack manipulations. The invention may also be used to switch between two or more different calling conventions within a single object code type. Briefly according to the invention, a computer system comprises a means for executing instructions for one or more code types, a routine descriptor, a stack switch frame, and a mode switching mechanism for switching between processor types or code types, herein referred to as "modes". The invention may also include other mechanisms for creating, manipulating and setting information within a routine descriptor and for accessing information associated with a particular routine descriptor.
The means for executing instructions may be for example a central processing unit and an emulator, a plurality of central processing units, or a single central processing unit having a plurality of modes of operation. The means for executing instructions further includes any related software used to execute the instructions.
A routine descriptor describes the characteristics of a program segment or portion of code such as its processor or code type and calling convention. Optionally, a routine descriptor can describe a plurality of program segments performing substantially the same function, but implemented in a variety of processor or code types and calling conventions. For descriptive purposes the term "processor environment" is used to denote a processor and/or program environment.
A routine descriptor contains, among other information, a "mixed mode" field which is set to a specific, predetermined value such as an illegal instruction or an illegal memory address. The value of the mixed mode field may vary depending upon the means for executing instructions and the type of switching operation being performed. Additionally, a routine descriptor may contain a "procedure information field" indicating a convention for invoking a program segment and performing appropriate stack manipulations.
The mixed mode field may be set to a value indicating an instruction which is not implemented or, in other words, illegal in at least one of the modes. For example, when the means for executing instructions is a single central processing unit and an emulator, the mixed mode field may be set to an instruction implemented only by that emulator and not by any other runtime environment or mode. When the emulator encounters this instruction, control is transferred to the mode switching mechanism.
Similarly, when the means for executing instructions is a plurality of central processing units, the mixed mode field may be set to an instruction which is not implemented by at least one of the central processing units.
However, there are situations in which the mixed mode field may be set to a legal instruction. For example, when using the invention to switch between two or more calling conventions of a single code type, the "mixed mode" field can be set to a legal instruction of that code type such as, for example, a branch or a trap instruction, such that the execution of that instruction would invoke a program segment capable of performing the mode switching operation.
When a routine calls a routine having a different stack model, the mode switching mechanism uses a stack switch frame to provide a transition between the two different stack types. An appropriate stack switch frame is allocated on the stack between the caller's stack frame and the callee's stack frame.
In a computer system embodying the invention, an application containing program segments having different object code types or being designed for different processors can execute on a single processor such that each program segment is executed in a mode appropriate for its code and processor type. Thus, native code benefits from advantageous features of the native processor, while at the same time, non-native code performs substantially as usual and can implicitly benefit from the native code without modification or knowledge of the native code's existence.
Another advantage of the invention is that although native applications may be aware that a program segment or code segment may be any of a plurality of code types, it can access features of an existing non-native application system software or program segment without knowing the exact code type of that non-native application system software or program segment. Moreover, non-native applications or system software do not have to be modified for a native application to access it.
The invention also permits code of a first code type to execute code of a second type or code of the first type without prior knowledge of the actual code type being executed. That is to say, that code of substantially any code type can execute substantially any other code without knowing the code type of that code.
The above and further advantages of the invention may be better understood by referring to the following description in conjunction with the accompanying drawings, in which:
FIG. 1 shows a computer system having elements suitable for executing mixed modes in accordance with this invention;
FIG. 2 shows a routine descriptor;
FIGS. 3A-3F show the contents of a procedure information field;
FIG. 4 shows the contents of a register parameter field;
FIGS. 5A-5C show various configurations of a stack switch frame;
FIGS. 6A1-6A2 and 6B1-6B2 show the steps involved in switching from a 68K mode to a RISC mode and from a RISC mode to a 68K mode, respectively; and
FIG. 7 shows a preferable embodiment for handling a routine having multiple calling conventions.
Referring to FIG. 1 of the drawings, reference numeral 10 designates generally a computer having at least one central processing unit ("CPU") 12, a stack 14 and a memory 16. Stack 14 may be located within memory 16. Optionally, the computer 10 may have one or more registers 17. Memory 16 contains a plurality of code segments or portions of code 18. For illustration, memory 16 is shown to contain a first code segment 18a, a second code segment 18b and a third code segment 18c. Memory 16 also contains a routine descriptor 20 and, preferably, an emulator 21, except if computer 10 has a plurality of central processing units 12 or if computer 10 has a single central processing unit 12 having multiple modes.
As shown in FIG. 2, the routine descriptor 20 preferably includes a mixed mode field 28 and a selector field 29. Also, the routine descriptor includes a procedure information field 30 and a list 27 having one or more pairs 31, each pair 31 having a code type field 32 and a procedure pointer 33. Moreover, routine descriptor 20 may also include an indicator field 34, a version field 35 and a custom parameter procedure field 36. FIG. 2 merely illustrates an implementation of the routine descriptor; the exact arrangement of the fields within the routine descriptor may vary.
The mixed mode field 28, sometimes referred to as a first field, differentiates between processor modes. When an application is a native application or is a non-native application executing native code, the mixed mode field 28 is set to a mixed mode value indicating an instruction that will be implemented only by an emulator or an instruction that is illegal in at least one processor mode. For example, this value could be an unused instruction, an unused A-Trap or an unused F-line instruction, in other words, any value which is not a legal instruction in the non-native mode.
Optionally, the mixed mode field 28 may be set to a value such that a native application can be unaware that a program or code segment may be any of a plurality of code types. The first half of the mixed mode field may be set to an unobtrusive RISC instruction and the second half the mixed mode field could be a RISC illegal instruction or branch. The instruction is used to invoke the mode switching mechanism and other mechanisms such as those for creating and manipulating routine descriptors.
The selector field 29, sometimes referred to as a third field, contains a value indicating the type of mode switching operation to be performed. The selector field 29 can define services or functions particular to a specific embodiment of the invention.
Preferably, the selector field 29 may contain values indicating a load and execute, execute, or return operation. The load and execute operation permits a program segment of a native code type to be loaded by the code of the non-native code type in a way which is consistent for that non-native code type. Then, when the selector field specifies a load and execute operation, the mode switching mechanism performs operations specific to a native application's code type such as relocation, runtime binding and initialization.
The procedure information field 30, sometimes referred to as a fourth field, provides information about the calling conventions and parameters used by the routine referenced by the routine descriptor and as further described below.
The list 27 allows a routine descriptor to describe a plurality of program segments performing substantially the same function, but implemented in a variety of processor or code types and calling conventions. In some cases, it may be desirable to have program or code segments which perform the same function written in two or more code types so that the program or code segment which is best suited for the current runtime or processor environment can be chosen. Factors such as execution speed or available features or processors, as well as others, may be considered when determining which program or code segment type to execute.
When the list 27 contains more than one pair 31 and a routine descriptor is invoked, a preferred code type is selected from the code type fields 32 in the pairs 31. This preferred code type may be the code type that will best utilize the advantages of the particular computer system 10. Thus, a routine descriptor and its accompanying program segments can be invoked unmodified on a plurality of computer systems embodying the invention in various ways. For example, a dual 68K/RISC routine descriptor, that is a routine descriptor 20 wherein list 27 includes a pair 31 with a code type field indicating 68K and another pair 31 with a code type field indicating RISC, can be executed both on a computer which is only 68K and on a RISC computer having a 68K emulator. On the 68K-only computer, the 68K code type is selected, while on the RISC computer, the RISC code type is selected for its better performance and other beneficial features. The selection criteria may vary, but preferably the selection is based on performance and availability of various code types.
The code type field 32, sometimes referred to as a first segment, indicates the code or processor type in which the routine is written.
The procedure pointer 33, sometimes referred to as a second segment, points to the routine described by the routine descriptor 20 in a manner appropriate to the routine's natural code type.
The routine descriptor indicator field 34, sometimes referred to as a fifth field, identifies that portion of memory 16 as a routine descriptor.
The version field 35, sometimes referred to as a sixth field, indicates the version of the routine descriptor. This is useful if the structure of the routine descriptor changes in later revisions.
The custom parameter procedure field 36, sometimes referred to as seventh field, is used to point to a procedure that is provided when a routine descriptor is created. That procedure knows how to perform a transition between a code type of the caller routine and a code type of the callee routine. The custom parameter procedure field 36 is typically used to handle special cases which can not be easily defined by the procedure information field. However, a routine descriptor 20 may not include a custom parameter procedure field 36 and the procedure information field 30 may be used to handle the special cases and indirectly identify a procedure for transitioning between two object code types.
The actual contents of the procedure information field 30 depends upon the calling convention used by the routine being called. In each case, field 30 (FIG. 3A) contains a calling convention field 40 indicating the calling convention used by the routine, i.e. Pascal and C stack-based routines, register-based routines, stack-based dispatched routines and register-based dispatched routines. A calling convention is, among other things, a mechanism used to invoke a software routine. The "IBM Dictionary of Computing", (Ninth edition, 1991), defines calling conventions as "[s]pecified ways for routines and subroutines to exchange data with each other". The term "invoking mechanism" can be used interchangeably with the term calling convention, or in some instances, it may consist of a calling convention plus additional knowledge on the actual number and formats of the parameters. The difference is that a calling convention describes only the general mechanism, which can be applied to any combination of parameters, but the invoking mechanism may also include knowledge of about the parameters, specifically number and size.
For example, as shown in FIG. 3B, for Pascal and C stack-based routines the procedure information field 30 also contains a result size field 42 indicating the number of bytes returned by the routine and a parameter size field 43 describing the size of each parameter. The parameter size field 43 may be a list of parameter size values terminated by a zero value. FIG. 3C shows that for register-based routines the procedure information field 30 contains a register parameter field 44 which lists the registers in the same order as the parameters in the native interface. The register parameter field 44 may contain one or more input and output parameters. For example, parameter field 44 may contain two output parameters followed by four input parameters.
FIG. 3D shows for stack-based dispatch routines, that is routines which are accessed via a single entry point to a routine dispatcher (not shown), the procedure information field 30 contains a result size field 46 indicating the number of bytes returned by the routine, a selector size field 47 indicating the size of the selector, and a parameter size field 48 describing the size of each parameter and having the same format as field 43.
As shown in FIG. 3E, for register-based dispatch routines, i.e. routines where the parameters are passed in registers and the selector is passed on the stack, the procedure information field 30 also includes a selector size field 50 indicating the size of the selector on the stack and a register parameter field 51 describing the parameters in the same format as register parameter field 44 (FIG. 3C).
FIG. 3F shows a procedure information field 30 for handling situations other than those described above. Procedure information field 30 contains a calling convention field 40 and a user definable field 52. The user definable field 52 can be configured in a manner appropriate for the routine being described by the routine descriptor 20.
As shown in FIG. 4, for each parameter, field 44 may contain a register sub-field 53 and a parameter size sub-field 54.
Program or code segments having an "old" or non-native code type may execute whether or not there is a routine descriptor associated with them. However, a program or code segment having a "new" or "native" code type, typically has a routine descriptor associated with it.
A routine descriptor is especially useful when a program segment may be any of a plurality of code types. When it is known that program segments will be a particular code type and not any other code type, then a subroutine or library call can be used to access the mode switching mechanism directly without using the mixed mode field 28.
Routine descriptors can be created statically when a program is compiled into object code and then resolved by a run-time linker which links object code segments together to form an executable program. At other times, however, it may be desirable to dynamically allocate and release routine descriptors, access information in a routine descriptor and set or change information in a routine descriptor.
Preferably, therefore, an interface provides means for an application to create and release routine descriptors. For example, a command to create a routine descriptor preferably accepts the following parameters: a pointer to a routine, identification of the type of the procedure, procedure information and, optionally, a custom parameter procedure pointer, a mode indicator indicating a current mode, or optionally, an appropriate processor mode if it is different from the current mode, and returns a routine descriptor or pointer thereto. An implementation of this command in C programming language may look as follows: Routine Descriptor= New Routine Descriptor (ProcPtr theProc, ProcInfoType procInfo, CodeType executionMode).
Similarly, a command to release a routine descriptor and free any storage allocated thereto accepts a routine descriptor or a pointer thereto. For example, this command may be implemented as the following: DisposeRoutineDescriptor (RoutineDescriptor *theRoutine).
The interface may also allow an application to access information about a routine descriptor. For example, there may be commands to find out for a particular routine the type of code in which it is written, the procedure information associated with it, or the custom parameter procedure associated with it. For example, GetCodeType (RoutineDescriptor *theRoutine) may be used to access the type of code in which the routine being described is written.
Additionally, the interface may allow an application to change information in a routine descriptor. For example, commands may allow a procedure pointer to be changed or a procedure information field to be set. A command such as OSErr=SetProcInfo (RoutineDescriptor *theRoutine, ProcInfo Type procInfo) changes a routine descriptor's procedure information field to the given procInfo.
A program or code segment of an "old" or non-native code type such as 68K may call a native program or code segment through a routine descriptor without knowing that it is calling such native code. In that case for 68K, a routine descriptor is called directly as if it were a 68K procedure pointer and the parameters passed to the command are passed to the routine. If the routine is 68K, then the routine descriptor is really a 68K procedure pointer and the procedure to which it points is invoked. If the routine is native, or if it is a 68K routine of a different calling convention than expected by the caller routine, then the routine descriptor is a native or 68K routine descriptor starting with a mixed mode field 28 having a mixed mode value which triggers the mode switching mechanism.
Essentially, since the mixed mode field contains and is treated as being code of a non-native code type, references to a routine descriptor 20 and direct references to code or program segments having a non-native code type such as 68K are interchangeable. In the non-native code type environment, a routine descriptor is treated as a code or program segment which is executed, while in the new or native code type environment a routine descriptor is treated as data that is used by a means for accessing that data. Thus, a reference to non-native code can be replaced with a means for accessing a routine descriptor.
Preferably, the application interface permits an application or program segment to call a routine descriptor. This command calls the routine as described by a given routine descriptor and passes back any results. The purpose of this command is to allow an application or program segment to invoke routines of any code type. For example, this mechanism permits native code to access the mode switching mechanism.
In a first embodiment of the invention, the command to call a routine descriptor accepts a routine descriptor, procedure information, and a list of parameters. For example, CallRoutineDescriptor (RoutineDescriptor *theRoutine, ProcInfoType procInfo, short numParams, . . . ) may be used to call a routine described by a given routine descriptor.
However, in some RISC environments, there may be substantial parameter shifting when the call to the routine is made. During execution of a CallRoutineDescriptor command, each parameter to that command is placed in a separate register and the procedure information parameter is used to transform parameters for the routine being described by the routine descriptor. Each parameter for the routine being described by the routine descriptor is then placed in a separate register, too. However, the register into which a parameter for the routine described by the routine descriptor is placed when calling CallRoutineDescriptor may be different than the register in which that routine expects to find its parameters. Thus, to execute that routine, those parameters must be moved into the appropriate registers. This parameter shifting is time-consuming and, particularly unnecessary and undesirable if no mode switch is to actually occur.
Therefore, in a preferable embodiment the information describing the parameters is encapsulated before the routine is called. For example, a command to accomplish this may look like: P=SetUpMixedMode(RoutineDescriptor *theRoutine, ProcInfoType procInfo, ¶meter13 block ). When the program or code segment initiating the SetUpMixedMode command and the program or code segment identified by the routine descriptor are the same code type, the SetUpMixedMode command returns a valid pointer to the program or code segment identified by the routine descriptor. The program or code segment which issued the SetUpMixedMode command then directly calls the routine identified by the routine descriptor, e.g. (*P)(parameter1, parameter2, . . . ), thereby reducing the amount of parameter shifting and increasing the performance speed.
When the program or code segment initiating the SetUpMixedMode command has a native code type and the program or code segment identified by the routine descriptor has a non-native code type, the SetUpMixedMode command returns a pointer to a routine such that when invoked this routine can find a pointer to the parameter block identified by the ¶meter13 block parameter. Basically, a parameter block is a block of available memory. The routine descriptor and procedure information passed as parameters to the SetUpMixedMode command are stored in the parameter block. The program or code segment initiating the SetUpMixedMode command then executes the routine.
FIG. 5A shows a stack switch frame 60a which provides a transition between two different program segments having different stack models and calling conventions. The stack switch frame permits two different types of stack frames to coexist on a single stack model with a single stack pointer 58 by providing a transition area between the two different stack conventions.
When a program segment (caller) invokes another program segment (callee) and the callee uses a different stack model or calling convention than the caller, a stack switch frame 60a is positioned on stack 14 between the caller's stack frame 61 and the callee's stack frame 62. The caller's stack frame 61 is in a stack format appropriate for its code or process type, while the callee's stack frame 62 is in a stack format appropriate for its own code or process type.
The stack switch frame 60a contains a first segment 63 with information referencing the caller's stack frame 61 so that control can be returned to the caller once the callee's code or program segments has finished executing, a second segment 64 with parameters converted from the caller's format to the callee's format and a third segment 65 with any other content appropriate to configure the stack switch frame 60a in a format that is expected, or in other words can be handled, by the callee.
FIG. 5B shows a stack switch frame 60b for use when a 68K routine calls a native RISC routine. The arrow on the side of the stack indicates the direction in which the stack grows as stack frames are added to it. The stack switch frame 60b preferably includes 68K input parameters 66 (derived from the 68K parameters), a pointer 67 to a table of contents for global variables and a pointer 68 which refers back to the previous stack frame. The low bit in the pointer 68 is set to 1 to indicate that it is a stack switch frame. The stack switch frame 60b may also include a save register area 69 so that the callee routine can preserve the value of non-volatile registers.
FIG. 5C shows a stack switch frame 60c for use when a RISC routine calls a 68K routine. The stack switch frame 60c includes an indicator 70, a RISC register save area 72, saved procedure information 74, a routine descriptor area 76, 68K register save area 78, a 68K result space 74, 68K parameters 76 and a return address 78. The indicator 70 is set to a value that is a non-valid value for a frame pointer, i.e. 0, -1, or an odd value. The RISC register save area 72 is used to save the RISC non-volatile registers on the stack every time a mode switch is done. The routine descriptor area 76 preferably contains a mixed mode field 28 and a selector field 29 (FIG. 2). The 68K result space 80 and the 68K parameters 82 are pushed on the stack 14 as necessary, depending on the calling convention of the 68K callee. The parameters 82 are derived and converted from the RISC input parameters. The return address 84 contains the address of the routine to be called when the 68K code finishes executing.
In use, when a routine calls another routine having a different stack model, the caller pushes its stack frame on the stack 14. Then the mode switching mechanism pushes a stack switch frame on the stack 14. The stack pointer 58 is then set to point to the bottom of the stack switch frame. If it is a stack switch frame 60c, the 68K stack pointer is set to point to the bottom of the stack switch frame as well.
A stack switch frame 60b is released from the stack 14 by setting the stack pointer 58 to the value of pointer 68 and storing the return address stored in the location in the caller's stack referenced by pointer 68 in a register 17. A stack switch frame 60c is released by restoring the saved non-volatile registers and resetting the stack pointer accordingly.
The stack 14 can be traversed frame by frame even if there is a stack switch frame 60b or 60c in the stack. For a stack switch frame 60b, if the low-bit in the pointer 68 is set to 1 then it is a stack switch frame and the rest of the bits in the pointer 68 point to the caller's stack frame pointer. For a stack switch frame 60c, if the indicator 70 is equal to a non-valid value for a frame pointer, then it is a switch frame.
In use, when code is executing and a routine or function call is executed, the pointer associated with that call points to either 68K code or to a routine descriptor. The code type field in the routine descriptor is used to determine whether a mode switch should occur. FIGS. 6A1-6A2 and 6B1-6B2 show a mode switching mechanism for switching between 68K and PowerPC RISC modes. As described in FIG. 6A1-6A2, if the mixed mode field 28 equals the mixed mode value or if a mode switch is otherwise indicated, then the routine descriptor is checked to make sure that it is a valid routine descriptor. If it is valid, then the select field is checked to see which operation should be performed.
If it is an execute operation then the procedure information field is interpreted to determine if it is a register-based or stack-based routine. If it is a register-based routine, then the stack switch frame is built. If the RISC routine will modify registers or return results in them, then the parameters are moved out of the 68K registers into the reserved space on the stack switch frame. Then, in either case, the parameters are moved into RISC registers.
If it is a stack-based routine, then all of the parameters defined by the procedure information field are taken off the 68K stack and placed in RISC registers. The stack switch frame is then built.
Whether it is a stack- or register- based routine, the target address from the routine descriptor is then used to jump to the RISC code. After executing the code, check to see if register- or stack-based. If register-based then move output parameters from the stack switch frame back into 68K registers. However, if stack-based then copy a return value, if any exists in the procedure information field from the RISC register to the 68K stack. In either case, release the stack switch frame and jump back into 68K code.
If it is a load and execute operation, then any other loading operations beyond those already performed by the non-native code are performed. These loading operations may include, for example, relocation, runtime binding and initialization. Then the procedure information is interpreted and the same steps as described for the execute operation are performed.
If it is a return operation then the return result is pulled off of the 68K stack and put into a native RISC return register. The nonvolatile registers that were saved are restored and the stack switch frame is released. Control then returns back to the calling code.
FIG. 6B1-6B2 shows a mechanism for switching between RISC code and 68K code. A routine descriptor is called using either of the alternative embodiments described above. The stack switch frame is then allocated and all RISC nonvolatile registers are saved in the stack switch frame to be restored later.
It is then determined whether it is register-based or stack-based. If it is register-based then input parameters are pulled out of native registers and put into 68K registers.
The 68K stack frame is then built. If the 68K routine will return a value, then space is allocated in the stack frame for it. Parameters that were passed in from the RISC code are put in the 68K stack frame. The return address is set to a value pointing to a special routine descriptor having a selector field equal to a return value.
The routine address is taken from the routine descriptor and the emulator is invoked. The emulator executes the code and when it is finished it tries to execute a return address which was set to be the beginning of a special routine descriptor. When the emulator tries to execute it, control is transferred back to the mode switching mechanism. The mode switching mechanism checks the selector field which equals the return operation and performs the appropriate actions as described above.
The invention can also be used to switch between different calling conventions within an object code type. For example, the invention can be used to switch between FORTRAN and PASCAL. In this case, the mode switching mechanism is substantially identical except that no execution or code type mode switching occurs, but rather only the calling convention transformation is performed. Also, the stack switch frame may be simplified because switching occurs merely between calling conventions, not code types.
The invention may also be used in routines, that is code or program segments, which have multiple calling conventions. For example, a routine may be a function where a first parameter is a selector and the other parameters vary in number, size, content and type depending on the value of the selector. FIG. 7 shows a preferable embodiment wherein memory 16 contains a lookup table 90 having a plurality of fields 92. A routine descriptor 20 is associated with each valid selector value and that routine descriptor references a program or code segment corresponding to that selector value. A first field 92a in the lookup table 90 contains an instruction for branching to a program or code segment which looks up an appropriate field 92 in the lookup table corresponding to the routine. That field 92 in conjunction with the selector value is used to determine which routine descriptor to use and thereby which code or program segment to execute.
For example, a routine may have a first parameter which is a selector capable of having three different valid values, e.g. 1, 2, or 3, and depending on the value of the selector, there may be one, two or three parameters which follow, respectively. In other words, if the selector value is 1, then one parameter follows the selector, but if the selector value is 2, then two parameters follow the selector. For each selector value, a routine descriptor 20 is associated with a code or program segment to perform that routine for the appropriate number of parameters.
When the routine is looked up in table 90, the selector value is used to determine which routine descriptor to use and, thereby, which code or program segment to execute.
The foregoing description has used a specific embodiment of this invention. It will be apparent, however, that variations and modifications may be made to the invention with the attainment of some or all of its advantages. Therefore, it is the object of the appended claims to cover all such variations and modifications as come within the true spirit and scope of the invention.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4084235 *||Apr 14, 1975||Apr 11, 1978||Honeywell Information Systems Inc.||Emulation apparatus|
|US4589087 *||Jun 30, 1983||May 13, 1986||International Business Machines Corporation||Condition register architecture for a primitive instruction set machine|
|US4766566 *||Aug 18, 1986||Aug 23, 1988||International Business Machines Corp.||Performance enhancement scheme for a RISC type VLSI processor using dual execution units for parallel instruction processing|
|US4779187 *||Apr 10, 1985||Oct 18, 1988||Microsoft Corporation||Method and operating system for executing programs in a multi-mode microprocessor|
|US4812975 *||Jul 11, 1984||Mar 14, 1989||Hitachi, Ltd.||Emulation method|
|US4825358 *||Jun 18, 1987||Apr 25, 1989||Microsoft Corporation||Method and operating system for executing programs in a multi-mode microprocessor|
|US4974159 *||Sep 13, 1988||Nov 27, 1990||Microsoft Corporation||Method of transferring control in a multitasking computer system|
|US5027273 *||Apr 21, 1989||Jun 25, 1991||Microsoft Corporation||Method and operating system for executing programs in a multi-mode microprocessor|
|EP0387172A2 *||Feb 2, 1990||Sep 12, 1990||International Business Machines Corporation||Procedure call interface|
|EP0414624A2 *||Jul 5, 1990||Feb 27, 1991||International Business Machines Corporation||System for calling procedures on a remote network node|
|1||"IBM J. Res. Develop.", vol. 34, No. 1(Jan. 1990), Machine organization of the IBM RISC System/6000 processor, by Grohoski, pp. 37-58.|
|2||*||AIX XL FORTRAN Compiler/6000, User s Guide, Version 2.3, (Sep. 1992), pp. 179 193.|
|3||AIX XL FORTRAN Compiler/6000, User's Guide, Version 2.3, (Sep. 1992), pp. 179-193.|
|4||*||CD ROM, Code Warrior , Developer CD Series, VO. IX, (Oct. 1991), The Apple Ile Card for the Macintosh LC, (May 1991), by Luther et al.|
|5||CD-ROM, "Code Warrior", Developer CD Series, VO. IX, (Oct. 1991), The Apple Ile Card for the Macintosh LC, (May 1991), by Luther et al.|
|6||Communications of the ACM, vol. 36, No. 2, (Feb. 1993), "Binary Translation", by Sites et al., pp. 69-81.|
|7||*||Communications of the ACM, vol. 36, No. 2, (Feb. 1993), Binary Translation , by Sites et al., pp. 69 81.|
|8||*||IBM J. Res. Develop. , vol. 34, No. 1(Jan. 1990), Machine organization of the IBM RISC System/6000 processor, by Grohoski, pp. 37 58.|
|9||IBM J. Res. Develop., vol. 34, No. 1, (Jan. 1990), "IBM RISC SYSTEM/6000 processor architecture", by Oehler et al., pp. 23-36.|
|10||IBM J. Res. Develop., vol. 34, No. 1, (Jan. 1990), "Managing programs and libraries in AIX Version 3 for RISC System/6000 processors", by Auslander, pp. 98-104.|
|11||*||IBM J. Res. Develop., vol. 34, No. 1, (Jan. 1990), IBM RISC SYSTEM/6000 processor architecture , by Oehler et al., pp. 23 36.|
|12||*||IBM J. Res. Develop., vol. 34, No. 1, (Jan. 1990), Managing programs and libraries in AIX Version 3 for RISC System/6000 processors , by Auslander, pp. 98 104.|
|13||*||Press Release Apple Cuts Cost of Color by 60 Percent with New Macintosh LC , (Oct. 1990).|
|14||*||Press Release Apple Ships Apple Ile Card for the Macintosh LC Computer , (Apr. 1991).|
|15||Press Release-"Apple Cuts Cost of Color by 60 Percent with New Macintosh LC", (Oct. 1990).|
|16||Press Release-"Apple Ships Apple Ile Card for the Macintosh LC Computer", (Apr. 1991).|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5696956 *||Nov 8, 1995||Dec 9, 1997||Digital Equipment Corporation||Dynamically programmable reduced instruction set computer with programmable processor loading on program number field and program number register contents|
|US5748963 *||May 12, 1995||May 5, 1998||Design Intelligence, Inc.||Adaptive binding|
|US5784638 *||Feb 22, 1996||Jul 21, 1998||International Business Machines Corporation||Computer system supporting control transfers between two architectures|
|US5835958 *||Oct 29, 1996||Nov 10, 1998||Sun Microsystems, Inc.||Method and apparatus for dynamically sizing non-contiguous runtime stacks|
|US5946695 *||Oct 20, 1997||Aug 31, 1999||Micron Electronics, Inc.||Method for viewing and providing to a user parameter-specific information|
|US5961639 *||Dec 16, 1996||Oct 5, 1999||International Business Machines Corporation||Processor and method for dynamically inserting auxiliary instructions within an instruction stream during execution|
|US6012129 *||Mar 31, 1997||Jan 4, 2000||International Business Machines Corporation||Apparatus and method allocating virtual memory upon demand|
|US6026431 *||Oct 20, 1997||Feb 15, 2000||Micron Electronics, Inc.||System for providing a user with parameter-specific information|
|US6199200 *||Apr 15, 1994||Mar 6, 2001||International Business Machines Corporation||Method and system for supporting dual conventions for methods that return structures|
|US6279082||Oct 14, 1998||Aug 21, 2001||Telefonaktiebolaget Lm Ericsson (Publ)||System and method for efficient use of cache to improve access to memory of page type|
|US6502237||Feb 11, 2000||Dec 31, 2002||Compaq Information Technologies Group, L.P.||Method and apparatus for performing binary translation method and apparatus for performing binary translation|
|US6535903 *||Jan 29, 1996||Mar 18, 2003||Compaq Information Technologies Group, L.P.||Method and apparatus for maintaining translated routine stack in a binary translation environment|
|US6651132||Jul 17, 2000||Nov 18, 2003||Microsoft Corporation||System and method for emulating the operation of a translation look-aside buffer|
|US6671565 *||Nov 2, 2000||Dec 30, 2003||Denso Corporation||Electronic control apparatus having mode check function|
|US6904595||May 8, 2001||Jun 7, 2005||Microtune (San Diego), Inc.||Priority in a portable thread environment|
|US6961934||Feb 23, 2001||Nov 1, 2005||Microtune (San Diego), Inc.||Portable thread environment|
|US6968350||Jul 30, 2001||Nov 22, 2005||Microsoft Corporation||Method for establishing a virtual hard drive for an emulated computer system running on a host computer system|
|US6980946||Mar 15, 2001||Dec 27, 2005||Microsoft Corporation||Method for hybrid processing of software instructions of an emulated computer system|
|US7069205||Jul 17, 2000||Jun 27, 2006||Microsoft Corporation||System and method for emulating the operation of a video graphics adapter|
|US7085705||Dec 21, 2000||Aug 1, 2006||Microsoft Corporation||System and method for the logical substitution of processor control in an emulated computing environment|
|US7225119||Oct 22, 2004||May 29, 2007||Microsoft Corporation||System and method for the logical substitution of processor control in an emulated computing environment|
|US7275028||Jul 16, 2001||Sep 25, 2007||Microsoft Corporation||System and method for the logical substitution of processor control in an emulated computing environment|
|US7325240 *||Apr 10, 2003||Jan 29, 2008||Hitachi, Ltd.||Method for generating calling convention transformation process|
|US7395199||Aug 5, 2005||Jul 1, 2008||Microsoft Corporation||Emulating the operation of a video graphics adapter|
|US7506265||Jul 17, 2000||Mar 17, 2009||Microsoft Corporation||System and method for displaying images of virtual machine environments|
|US8074055 *||Aug 30, 1999||Dec 6, 2011||Ati Technologies Ulc||Altering data storage conventions of a processor when execution flows from first architecture code to second architecture code|
|US8121828||Dec 2, 2004||Feb 21, 2012||Ati Technologies Ulc||Detecting conditions for transfer of execution from one computer instruction stream to another and executing transfer on satisfaction of the conditions|
|US8127121||Sep 25, 2007||Feb 28, 2012||Ati Technologies Ulc||Apparatus for executing programs for a first computer architechture on a computer of a second architechture|
|US8271976||Jun 30, 2004||Sep 18, 2012||Microsoft Corporation||Systems and methods for initializing multiple virtual processors within a single virtual machine|
|US8615749||May 27, 2005||Dec 24, 2013||International Business Machines Corporation||Execution control during program code conversion|
|US8788792||Feb 13, 2012||Jul 22, 2014||Ati Technologies Ulc||Apparatus for executing programs for a first computer architecture on a computer of a second architecture|
|US20020082823 *||Jul 16, 2001||Jun 27, 2002||Traut Eric P.|
|US20020133810 *||Mar 15, 2001||Sep 19, 2002||Aaron Giles||Method for hybrid processing of software instructions of an emulated computer system|
|US20020147862 *||Jul 30, 2001||Oct 10, 2002||Traut Eric P.||Method for establishing a drive image in a computing environment|
|US20040083483 *||Apr 10, 2003||Apr 29, 2004||Nobuyuki Yamamoto||Method for generating calling convention transformation process|
|US20050091029 *||Oct 22, 2004||Apr 28, 2005||Microsoft Corporation|
|US20050273313 *||Aug 5, 2005||Dec 8, 2005||Microsoft Corporation||Emulating the operation of a video graphics adapter|
|US20060005188 *||Jun 30, 2004||Jan 5, 2006||Microsoft Corporation||Systems and methods for initializing multiple virtual processors within a single virtual machine|
|US20070185813 *||May 9, 2006||Aug 9, 2007||Intertrust Technologies Corp.||Cryptographic methods, apparatus and systems for storage media electronic rights management in closed and connected appliances|
|EP1316882A2 *||Nov 1, 2002||Jun 4, 2003||Hewlett-Packard Company||System and method for emulating code|
|WO2001086415A2 *||May 8, 2001||Nov 15, 2001||Transilica Inc||Priority in a portable thread environment|
|WO2001086418A2 *||May 8, 2001||Nov 15, 2001||Transilica Inc||Portable thread environment|
|WO2006095155A1 *||Mar 6, 2006||Sep 14, 2006||Transitive Ltd||Execution control during program code conversion|
|U.S. Classification||713/100, 712/229, 712/E09.082, 712/202|
|International Classification||G06F9/30, G06F9/455, G06F9/40, G06F9/42|
|Cooperative Classification||G06F9/45504, G06F9/4425|
|European Classification||G06F9/455B, G06F9/44F1A|
|Dec 18, 1992||AS||Assignment|
Owner name: APPLE COMPUTER, INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:MOUREY, JEAN-CHARLES D.;PARENT, SEAN R.;JONES, BRUCE K.;AND OTHERS;REEL/FRAME:006373/0326
Effective date: 19921218
|Jun 28, 1994||AS||Assignment|
Owner name: APPLE COMPUTER, INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRAUT, ERIC P.;REEL/FRAME:007575/0327
Effective date: 19940607
|Apr 13, 1999||REMI||Maintenance fee reminder mailed|
|Jun 1, 1999||FPAY||Fee payment|
Year of fee payment: 4
|Jun 1, 1999||SULP||Surcharge for late payment|
|Mar 10, 2003||FPAY||Fee payment|
Year of fee payment: 8
|Feb 26, 2007||FPAY||Fee payment|
Year of fee payment: 12
|May 17, 2007||AS||Assignment|
Owner name: APPLE INC., CALIFORNIA
Free format text: CHANGE OF NAME;ASSIGNOR:APPLE COMPUTER, INC.;REEL/FRAME:019323/0285
Effective date: 20070109