|Publication number||US5453701 A|
|Application number||US 08/200,855|
|Publication date||Sep 26, 1995|
|Filing date||Feb 22, 1994|
|Priority date||Dec 23, 1992|
|Publication number||08200855, 200855, US 5453701 A, US 5453701A, US-A-5453701, US5453701 A, US5453701A|
|Inventors||Ronald J. Jensen, Michael A. Mitchell|
|Original Assignee||Honeywell Inc.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (3), Non-Patent Citations (3), Referenced by (54), Classifications (10), Legal Events (3)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This application is a continuation, of application Ser. No. 07/996,282, filed Dec. 23, 1992, now abandoned.
The present invention relates generally to devices for use in the testing and burn-in of integrated circuits (IC's) and particularly to devices for the testing and burn-in of IC's that are intended for use in multichip modules (MCMs).
When ICs are packaged into MCMs it is important to have a high level of confidence that the ICs will meet the electrical requirements and survive an infant morality test or "burn-in" before assembling them into MCMs. A quality level in excess of 99 percent for individual ICs is desirable.
Typically, ICs must be assembled into a package before conducting full electrical tests and burn-in. If the IC is to be packaged into an MCM, it must then be removed from the package and re-assembled into the MCM. This removal and repackaging process can cause damage to the die and is not practical for high pin count ICs.
In the past, various methods for testing and burning in individual die have been used. Tape Automated Bonding (TAB) has been used to attach the die to a leadframe which fans out the bonding pads and can be mounted in a test fixture. Sacrificial packaging has been used therein the die is mounted and wire bonded into a single chip package, and then removed after testing and burning in. A third approach has been to bond the die to a fanout substrate by wire bonding or flip chip solder reflow, and then excise the substrate or break the solder bonds after the test and burn in procedure. The past methods all require metallurgical connections to the pads of the bare die and thus have the problems associated with the removal of these connections.
Thus a need exists for a carrier or fixture that will serve as a temporary package for a single as processed IC or bare die and provide an electrical and mechanical interface to test and burn in equipment. The need is for a fixture that makes electrical connections between all of the bonding pads on the die and the corresponding external connectors and also permits easy insertion and removal of the die without physically damaging it in any way.
The present invention solves these and other needs by providing a device for use in making temporary electrical connections between bonding pads on a bare die and external connectors. A fanout substrate having conductive bumps spaced for registration with the bonding pads and a substrate chuck for holding the substrate are provided. A die chuck for receiving the die has a passage for the external electrical connectors to pass through. In a fixed alignment embodiment, an alignment arrangement positions the substrate chuck onto the die chuck so that the conductive bumps contact the bonding pads.
In an alternative adjustable alignment embodiment, the fanout substrate has a backside etched cavity exposing a transparent material. A lower frame maintains the substrate chuck in a fixed lateral position while holding the die chuck and providing for lateral and angular positioning of the die chuck to bring the conductive bumps into alignment with the bond pads while observing the alignment through the transparent material. A uniform force applied to the backside of the transparent material forces the conductive bumps against the bonding pads.
FIG. 1a is a cross-sectional drawing of an embodiment of a device for use in testing an integrated circuit die in accordance with the teachings of the present invention.
FIG. 1b is a cross-sectional drawing of an alternate embodiment of a device for use in testing an integrated circuit die in accordance with the teachings of the present invention.
FIG. 2a is an enlarged cross-sectional drawing of the fanout substrate shown in FIG. 1a.
FIG. 2b is an enlarged cross-sectional drawing of the fanout substrate shown in FIG. 1b.
FIG. 2c is a detail drawing of a portion of the fanout substrate of FIG. 2a and FIG. 2b.
FIG. 3 is a plan view of a typical fanout pattern on a fanout substrate.
FIG. 4 is a reduced size plan view of an alternate embodiment of the present invention.
FIG. 5 is an enlarged cross-sectional view of a conductive film.
A device for use in testing a bare integrated circuit die is shown in the figures and generally designated 10. A bare integrated circuit die 12 includes upper surface 14. Bonding pads 16 are typically located near the perimeter of upper surface 14.
Device 10 according to the teachings of the present invention includes a carrier 18. Carrier 18 includes die chuck 20 and substrate chuck 22. Die chuck 20 includes upper surface 24, lower surface 26 and die opening 28. Die opening 28 is slightly larger than die 12 and has a bottom surface 32. Spring 34 rests on bottom surface 32. Die pressure plate 36 is spaced from bottom surface 32 and resiliently supported by spring 34. Die 12 rests on die pressure plate 36. Die chuck 20 further includes holes 30 which extend from upper surface 24 to lower surface 26.
Substrate chuck 22 includes upper surface 40 and lower surface 42. Substrate chuck 22 also includes recess 44 having an edge 48. Hole 45 and hole 47 are also included in substrate chuck 22.
Carrier 18 also includes alignment and clamping mechanism 50.
Device 10 as illustrated in FIG. 2a includes a fanout substrate 60 that may be fabricated on a standard silicon wafer according to the procedure described hereinafter. Fanout substrate 60 includes contact pads 62, signal lines 64 and conductive bumps 66.
A typical fanout pattern for a fanout substrate 60a is illustrated in FIG. 3 and includes contact pads 62a located near the perimeter of substrate 60a. Fanout lines or signal lines 64a are connected to contact pads 62a and extend inwardly where they terminate in conductive bumps 66a. FIG. 3 is only intended to illustrate a typical fanout pattern.
Thus, fanout substrate 60 has a pattern of signal lines 64 that redistribute the closely spaced bumps 66 to contact pads 62 that can be contacted by external electrical connectors such as conventional pogo pins as described hereinafter. By way of example, but not by way of limitation, closely spaced bumps, e.g., 0.006 inch pitch may be distributed to more widely spaced pads, e.g., rows of pads on 0.050 inch centers. Referring to FIG. 2a, a partial sectional view further illustrates fanout substrate 60. Silicon substrate 69 would typically be metallized first to improve adhesion of a polymer to be spray deposited. A metallized layer will also provide a reference plane for controlled characteristic impedance of signal lines 64. This metallization is optional. A metallization layer 70 of Cr or TiW of approximately 1000 angstroms is recommended. The wafer is then coated with a polymer that has high thermal stability and mechanical strength such as polyimide. A polyimide layer 72 of 35 to 50 microns is recommended. Contact pads 62, signal lines 64 and conductive bumps 66 are then patterned on polyimide layer 72. Signal lines or fanout lines 64 are of high conductivity material, preferably gold or copper coated with gold and are preferably 1 to 3 microns thick and at least 50 microns wide. A thin layer of metal such as TiW or Cr should be used to improve adhesion of fanout connections 64 to polyimide 72. Referring to FIG. 2c, height h, of bumps 66 is preferably in the range of 10 to 30 microns and diameter d, is in the range of 10 to 90 microns. Bumps 66 preferably taper from a larger cross-section to a small cross-section in a direction away from signal lines 64. Other metals and techniques could be used, however, it is important that substrate 60 have no exposed oxidizable metal and that bumps 66 have some height and are tapered.
Device 10 is intended for use with external electrical connectors such as pogo pins making connection to contact pads. Accordingly, a pogo pin block 80 includes pogo pins 82 which extend upwardly from block 80 and are spring loaded. Pogo pin block 80 is electrically and mechanically connected to a burn in or test board 84. Pogo pin block 84 includes alignment pins 86 for aligning carrier 18 with pogo pin block 80 and bolts 88 for anchoring carrier 18 to block 80. Pogo pin block 80 and burn in board 84 are of generally conventional design. Alternatively, a custom socket may be used to interface carrier 18 to test or burn in board 84.
Now that the basic construction of bare die test and burn in device 10 has been disclosed, the method of use and subtle features of device 10 can be set forth and appreciated. To illustrate the operation use and advantages of the embodiment of device 10 illustrated in FIG. 1a and FIG. 2a it will be assumed that a bare die 12 has been placed on die pressure plate 36 within die chuck 20 and that a fanout substrate 60 has been placed in recess 44 of substrate chuck 22. The die and substrate may be held in their respective chucks using a temporary vacuum or springs.
In the embodiment illustrated in FIG. 1a and FIG. 2a, which will be referred to as a fixed alignment embodiment, bumps 66 on substrate 60 must be aligned with bonding pads 16 on die 12. This alignment is achieved by designing device 10 so that when die 12 and substrate 60 wafer sawing tolerances are considered and when the manufacturing tolerances for device 10 are considered, device 10 will provide alignment or registration of bumps 66 with bonding pads 16 when die 12 is placed in die opening 28 and substrate 60 is placed in recess 44 against edge 48. Critical tolerances would include the location and size of die opening 28, the location and size of recess 44 and the location of alignment and clamping mechanism 50. Following the placement of die 12 and substrate 60, Substrate chuck 22 will be aligned by means of a fixed alignment and clamping mechanism 50. Substrate chuck 22 will then be clamped to die chuck 20 using this alignment and clamping mechanism. Carrier 18 will then be aligned by alignment pins 86 and placed on pogo pin block 80. External test connectors or pogo pins 82 will then extend through holes 30 and make contact with contact pads 62.
An alternate embodiment of device 10 is shown in FIGS. 1b and 2b. In the alternate embodiment shown, numerals designated with ' are used for similar parts. Lower frame 90 has an upper surface 91 and includes a cavity 92 which is laterally sized to be slightly larger than die chuck 20'. Alignment and clamping mechanism 93 extends between lower frame 90 and substrate chuck 22' and both aligns and clamps substrate chuck 22' to lower frame 90. Holes 94 extend, through lower frame 90 and holes 47' extend through upper frame 22' to allow alignment pins 86 to pass through. Holes 96 extend through lower frame 90 and holes 45' extend through upper frame 22' to allow bolts 88 to pass. Holes 95 extend through lower frame 90 to allow pogo pins 82 to pass through. Lower frame 90 also includes adjustment screw mechanism 97 extending through lower frame 90 and providing a means for laterally and angularly positioning die chuck 20' within cavity 92. Adjustment screw mechanism 97 may be a standard micrometer device mounted in the wall of lower frame 90 and engaging die chuck 20'. Three point alignment as shown in FIG. 4 provides for lateral and angular movement, sometimes referred to as x, y, and theta movement, of die chuck 20'.
Substrate chuck 22' includes opening or passage 41 extending through a central portion of substrate chuck 22'. Fanout substrate 60' has a backside etched cavity 61 etched in silicon substrate 69'. Membrane pressure element 43 is sized to be received in opening 41. Elastomer ring 45 rests on backside 47 of polymer layer 72' when fanout substrate 60' is positioned in chuck 22'. The backside cavity etch is a commonly used process in the fabrication of silicon pressure sensors and the cavity etch can be performed after fanout lines or signal lines 64' have been patterned. Since polymer membrane 72' is transparent, cavity 61 permits visual alignment of conductive bumps 66' to bonding pads 16. Flexible polymer layer or membrane 72' also compensates for die 12 camber and variations in height of bonding pads 16 and bumps 66'. Thus, when membrane pressure element 43 is positioned in opening 41 and forced against elastomer ring 45, an equal contact force is applied to all of bumps 66'.
To illustrate the operation, use, and advantages of the alternate embodiment of device 10 illustrated in FIG. 1b and FIG. 2b the procedure may be described as follows. A bare die 12 will be placed in die opening 28' within die chuck 20' and a fanout substrate 60' will be placed in recess 44 of substrate chuck 22'. The die and substrate may be held in their respective chucks using a temporary vacuum or springs. Die chuck 20' is placed in cavity 92 of lower frame 90 with pogo pins 82 extending through openings 30'. Substrate chuck 22' is placed on lower frame 90 with alignment and clamping mechanism 93 providing alignment of substrate chuck 22' with lower frame 90 and clamping substrate chuck 22' to lower frame 90. The location of bonding pads 16 relative to the location of conductive bumps 66' may be visually observed through transparent polyimide layer 72. Through the use of adjustment screws 97, die chuck 20' may be positioned to bring conductive bumps 66' into alignment or registration with bonding pads 16. When alignment is achieved, elastomer ring 45 is placed on backside 47 of polyimide 72 and membrane pressure element 43 is placed on elastomer ring 45. Force is then applied to membrane pressure element 43 which will bring conductive bumps 66' into contact with bonding pads 16. Clamping means may be provided to hold membrane pressure element 43 in position during test and burn in operations. Completed assembly including die chuck 20', lower frem 90, and substrate chuck 22', is placed on pogo pin block 80 with alignment pins 86 extending through holes 94 and 47', bolts 88 extending through holes 96 and 45', and pogo pins 82 extending through holes 95 to complete electrical connection between bonding pads 16 and external connectors or pogo pins 82.
An anisotropically conducting film may be placed between die 12 and substrate 60 in the fixed alignment embodiment of FIG. 1a and FIG. 2a or between die 12 and substrate 60' in the adjustable alignment embodiment of FIG. 1b and 2b. As illustrated in FIG. 5, the conducting film is a free standing polymer film 81 with via holes 83 on a 15-25 micron pitch for example. Via holes 83 are filled with metal and capped with metal bumps 85 on both ends. The film permits electrical conduction through the film, but electrical isolation in the plane of the film. Anisotropically conductive adhesives may also be used to improve the electrical contact between the conductive bumps and the bonding pads. These materials are loaded with conductive particles that permit electrical conduction in the vertical direction between closely spaced pads, but are electrically insulating in the plane of the film. The anisotropic adhesive is applied in paste or liquid form, and shrinks during cure to bring the bumps and die pads into electrical contact. The adhesive is dissolved after testing to separate the fanout substrate and die.
Now that the construction and operation of device 10 have been set forth, many advantages can be set forth and appreciated. The thin film processes permit the patterning of closely spaced signal lines 64 and bumps 66.
Optional metallic reference plane 70 beneath polymer film 72 in the fixed alignment embodiment provides controlled impedance and reduces crosstalk between signal lines 64. This same feature exists in the adjustable alignment embodiment. This is an advantage when testing at high clock speeds or fast rise times.
Device 10 can be used to test standard as processed ICs and does not require special wafer bumping or assembly processes, as is the case in the TAB or flip chip approaches.
Device 10 eliminates the assembly and rework steps of sacrificial packaging approaches. In addition it does not damage or physically alter the bonding pads or backside of the die as may occur in sacrificial packaging. Further, the high density of conductive bumps 66 and signal lines 64 of the present invention makes it suitable for a very high number of bond pads. Other methods such as sacrificial packaging are limited to ICs with far fewer bonding pads.
Test and burn in fixture device 10 is made from an easily machined material, and is preferably made of aluminum.
Fanout substrates 60 are fabricated on standard silicon wafers used in IC fabrication. Several fanout substrates can be fabricated on each wafer. For example, a fanout substrate with 256 contact pads will be approximately 1.4 inches square and three of these substrates could be fabricated on a 4 inch wafer.
In accordance with the foregoing description, applicants have developed a simple, compact fixture that permits easy handling and transfer of a bare die between test and burn in operations. Device 10 interfaces with standard test and burn in devices in the same way as a single chip package. Thus, it is easily used in the test and burn in process for ICs intended for use in multichip modules.
Although a specific embodiment of applicant's invention is shown and described for illustrative purposes, a number of variations and modifications will be apparent to those of ordinary skill in the relevant arts. It is not intended that coverage be limited to the disclosed embodiment, but only by the terms of the following claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4922192 *||Sep 6, 1988||May 1, 1990||Unisys Corporation||Elastic membrane probe|
|US5066907 *||Feb 6, 1990||Nov 19, 1991||Cerprobe Corporation||Probe system for device and circuit testing|
|US5148103 *||Oct 31, 1990||Sep 15, 1992||Hughes Aircraft Company||Apparatus for testing integrated circuits|
|1||*||1991 Proceedings of International Electronics Packaging Conference.|
|2||*||International Electroics Packaging Society Improving MCM Assembly Yields Through Approaches for Known Good ICs, by Russell J. Wagner and John K. Hagge, pp. 882 897.|
|3||International Electroics Packaging Society Improving MCM Assembly Yields Through Approaches for Known-Good ICs, by Russell J. Wagner and John K. Hagge, pp. 882-897.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5530376 *||Jun 30, 1994||Jun 25, 1996||Sunright Limited||Reusable carrier for burn-in/testing of non packaged die|
|US5648893 *||Sep 21, 1994||Jul 15, 1997||Sun Microsystems, Inc.||Upgradable multi-chip module|
|US5661042 *||Aug 28, 1995||Aug 26, 1997||Motorola, Inc.||Process for electrically connecting electrical devices using a conductive anisotropic material|
|US5721496 *||Jul 7, 1997||Feb 24, 1998||Micron Technology, Inc.||Method and apparatus for leak checking unpackaged semiconductor dice|
|US5742169 *||Feb 20, 1996||Apr 21, 1998||Micron Technology, Inc.||Apparatus for testing interconnects for semiconductor dice|
|US5801542 *||Apr 22, 1996||Sep 1, 1998||Enplas Corporation||Display panel inspection socket|
|US5915977 *||Aug 24, 1998||Jun 29, 1999||Micron Technology, Inc.||System and interconnect for making temporary electrical connections with bumped semiconductor components|
|US5931685 *||Jun 2, 1997||Aug 3, 1999||Micron Technology, Inc.||Interconnect for making temporary electrical connections with bumped semiconductor components|
|US5949241 *||Jul 8, 1997||Sep 7, 1999||Micron Technology, Inc.||Method for testing interconnects and semiconductor dice|
|US5952840 *||Dec 31, 1996||Sep 14, 1999||Micron Technology, Inc.||Apparatus for testing semiconductor wafers|
|US6040702 *||Jul 3, 1997||Mar 21, 2000||Micron Technology, Inc.||Carrier and system for testing bumped semiconductor components|
|US6064216 *||Feb 1, 1999||May 16, 2000||Micron Technology, Inc.||Apparatus for testing semiconductor wafers|
|US6064217 *||Aug 28, 1996||May 16, 2000||Epi Technologies, Inc.||Fine pitch contact device employing a compliant conductive polymer bump|
|US6313651||May 28, 1999||Nov 6, 2001||Micron Technology, Inc.||Carrier and system for testing bumped semiconductor components|
|US6362637||Feb 1, 1999||Mar 26, 2002||Micron Technology, Inc.||Apparatus for testing semiconductor wafers including base with contact members and terminal contacts|
|US6636057 *||Sep 21, 2000||Oct 21, 2003||Fujitsu Limited||Electric part testing apparatus with movable adapter|
|US6864167 *||Feb 10, 2003||Mar 8, 2005||National Semiconductor Corporation||Wafer scale solder bump fabrication method and structure|
|US6924654||Apr 16, 2003||Aug 2, 2005||Celerity Research, Inc.||Structures for testing circuits and methods for fabricating the structures|
|US6946859||Apr 16, 2003||Sep 20, 2005||Celerity Research, Inc.||Probe structures using clamped substrates with compliant interconnectors|
|US6963210 *||Mar 23, 2005||Nov 8, 2005||Chin-Tsai Cheng||Various electrical characteristics and small test point testing module|
|US6998864||Jun 28, 2005||Feb 14, 2006||Celerity Research, Inc.||Structures for testing circuits and methods for fabricating the structures|
|US7109732 *||Jul 31, 2003||Sep 19, 2006||Endicott Interconnect Technologies, Inc.||Electronic component test apparatus|
|US7112983 *||Nov 10, 2004||Sep 26, 2006||International Business Machines Corporation||Apparatus and method for single die backside probing of semiconductor devices|
|US7170306||Mar 12, 2003||Jan 30, 2007||Celerity Research, Inc.||Connecting a probe card and an interposer using a compliant connector|
|US7332922||Apr 7, 2005||Feb 19, 2008||International Business Machines Corporation||Method for fabricating a structure for making contact with a device|
|US7459924 *||Jul 6, 2007||Dec 2, 2008||Advanced Inquiry Systems, Inc.||Apparatus for providing electrical access to one or more pads of the wafer using a wafer translator and a gasket|
|US7489148 *||Jul 27, 2007||Feb 10, 2009||Advanced Inquiry Systems, Inc.||Methods for access to a plurality of unsingulated integrated circuits of a wafer using single-sided edge-extended wafer translator|
|US7768284 *||Feb 9, 2005||Aug 3, 2010||Infineon Technologies Ag||Test apparatus for testing a semiconductor device, and method for testing the semiconductor device|
|US7786745 *||Dec 31, 2008||Aug 31, 2010||Advanced Inquiry Systems, Inc.||Method and apparatus for single-sided extension of electrical conductors beyond the edges of a substrate|
|US7880287 *||Feb 1, 2011||Triquint Semiconductor, Inc.||Stud bumps for die alignment|
|US7940070 *||Apr 8, 2009||May 10, 2011||Nichepac Technology Inc.||Singulated bare die testing fixture|
|US8405414||Mar 26, 2013||Advanced Inquiry Systems, Inc.||Wafer testing systems and associated methods of use and manufacture|
|US8967605 *||Dec 13, 2010||Mar 3, 2015||Advantest Corporation||Carrier assembly apparatus|
|US9146269||Jan 17, 2013||Sep 29, 2015||Translarity, Inc.||Maintaining a wafer/wafer translator pair in an attached state free of a gasket diposed|
|US9176186||Jan 17, 2013||Nov 3, 2015||Translarity, Inc.||Maintaining a wafer/wafer translator pair in an attached state free of a gasket disposed|
|US20040177985 *||Apr 16, 2003||Sep 16, 2004||Nexcleon, Inc.||Structures for testing circuits and methods for fabricating the structures|
|US20040177995 *||Mar 12, 2003||Sep 16, 2004||Nexcleon, Inc.||Structures for testing circuits and methods for fabricating the structures|
|US20040177996 *||Apr 16, 2003||Sep 16, 2004||Nexcleon, Inc.||Structures for testing circuits and methods for fabricating the structures|
|US20040178812 *||Mar 12, 2003||Sep 16, 2004||Nexcleon, Inc.||Structures for testing circuits and methods for fabricating the structures|
|US20040179343 *||Apr 16, 2003||Sep 16, 2004||Nexcleon, Inc.||Structures for testing circuits and methods for fabricating the structures|
|US20050022376 *||Jul 31, 2003||Feb 3, 2005||Endicott Interconnect Technologies, Inc.||Electronic component test apparatus|
|US20050179456 *||Apr 7, 2005||Aug 18, 2005||Beaman Brian S.||High density cantilevered probe for electronic devices|
|US20050237074 *||Jun 28, 2005||Oct 27, 2005||Karavakis Konstantine N||Structures for testing circuits and methods for fabricating the structures|
|US20060006890 *||Sep 8, 2005||Jan 12, 2006||Karavakis Konstantine N||Interconnect structure that controls spacing between a probe card and a contact substrate|
|US20060097742 *||Nov 10, 2004||May 11, 2006||Mcginnis Patrick J||Apparatus and method for single die backside probing of semiconductor devices|
|US20080018341 *||Jul 6, 2007||Jan 24, 2008||Octavian.Scientific, Inc.||Methods and apparatus for planar extension of electrical conductors beyond the edges of a substrate|
|US20080048696 *||Jul 27, 2007||Feb 28, 2008||Octavian Scientific, Inc.||Methods and apparatus for single-sided extension of electrical conductors beyond the edges of a substrate|
|US20080315899 *||Feb 9, 2005||Dec 25, 2008||Infineon Technologies Ag||Test Apparatus for Testing a Semiconductor Device, and Method for Testing the Semiconductor Device|
|US20090206857 *||Apr 8, 2009||Aug 20, 2009||Nichepac Technology Inc.||Singulated bare die testing fixture|
|US20100001750 *||Jan 7, 2010||Johnson Morgan T||Methods and Apparatus For Single-Sided Extension of Electrical Conductors Beyond the Edges of a Substrate|
|US20110148020 *||Jun 23, 2011||Advantest Corporation||Carrier assembly apparatus|
|CN1798977B||Apr 27, 2004||Jun 9, 2010||快速研究股份有限公司||Packaging and test process, probing process and packaging test system|
|EP1625409A2 *||Apr 27, 2004||Feb 15, 2006||Celerity Research Inc.||Planarizing and testing of bga packages|
|EP2071680A1 *||Sep 18, 2007||Jun 17, 2009||Panasonic Corporation||Socket, module board, and inspection system using the module board|
|U.S. Classification||324/750.25, 324/750.05, 324/756.06|
|International Classification||G01R31/28, G01R1/073, H01L21/66|
|Cooperative Classification||G01R31/2831, G01R1/07314|
|European Classification||G01R31/28E11, G01R1/073B2|
|Mar 25, 1999||FPAY||Fee payment|
Year of fee payment: 4
|Dec 30, 2002||FPAY||Fee payment|
Year of fee payment: 8
|Feb 20, 2007||FPAY||Fee payment|
Year of fee payment: 12