|Publication number||US5495245 A|
|Application number||US 08/233,820|
|Publication date||Feb 27, 1996|
|Filing date||Apr 26, 1994|
|Priority date||Apr 26, 1994|
|Publication number||08233820, 233820, US 5495245 A, US 5495245A, US-A-5495245, US5495245 A, US5495245A|
|Inventors||James J. Ashe|
|Original Assignee||Analog Devices, Inc.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (8), Non-Patent Citations (4), Referenced by (97), Classifications (7), Legal Events (4)|
|External Links: USPTO, USPTO Assignment, Espacenet|
1. Field of the Invention
This invention relates to digital-to-analog converters (DACs), and more particularly to voltage-scaling DACs.
2. Description of the Prior Art
The numerous types of DACs that are presently available can generally be categorized as current-scaling, voltage-scaling or charge-scaling devices. A general discussion of DACs is provided in Grebene, Bipolar and MOS Analog Integrated Circuit Design, John Wiley & Sons, 1984, pages 753-824.
Voltage-scaling DACs produce an analog output voltage by selectively tapping a voltage-divider resistor string connected between high and low reference voltages, with the low reference generally being set at ground. These types of converters are used most commonly as building blocks in MOS analog-to-digital conversion systems, where they function as the DAC subsection of a successive-approximation-type analog-to-digital converter. For an N-bit voltage-scaling DAC, the resistor string consists of 2N identical resistors connected in series, and is used as a potentiometer in which the voltage levels between successive resistors are sampled by means of binary switches. Replacing mechanical potentiometers and rheostats is an important and potentially very high volume application for these devices.
FIG. 1 is a schematic diagram of an N-bit DAC that operates on the voltage-scaling principle. A resistor string consisting of resistors R1, R2, R3, . . . , R2N -1, R2N is connected between a high reference voltage (VREF+) node 2 and a low reference voltage (VREF-) node 4, which are typically 5 volts and ground potential, respectively. The voltage drop across each resistor is equal to one least significant bit (LSB) of output voltage change. The output is sampled by a decoding switch network, illustrated as switches S1, S2, S3, . . . , S2N. Each switch taps a different point in the resistor string, so that closing a particular switch while leaving the other switches open places a unique analog voltage on a common output line 6 to which each of the switches is connected. A decoder (not shown) controls the operation of the switches so that the switch whose voltage corresponds to the magnitude of the input digital signal is closed. The signal on analog output line 6 is sensed by a high-impedance buffer amplifier or voltage follower A1, the output of which is connected to an output terminal 8 that provides the final output analog voltage. To ensure the accuracy of the conversion, the buffer amplifier should draw negligible DC bias current compared to the current within the resistor string.
A principal drawback of this type of circuit for high-bit-count D/A conversions is the very large number of components required: 2N resistors, 2N switches and 2N logic drive lines. For example, in a 12-bit implementation, this approach would use 4,096 resistors, 4,096 switches and 4,096 logic drive lines. It would be highly desirable to significantly reduce this large number of elements for purposes of area savings, higher manufacturing yields and lower costs.
Voltage-scaling DACs are presently available which greatly reduce the number of required resistors and switches by using one resistor string consisting of 2N/2 resistors for the input digital signal's most significant bits (MSBs), and a separate resistor string also consisting of 2N/2 resistors for the LSBs. Each resistor in the LSB string has a resistance value equal to 1/2N/2 the resistance of each MSB resistor. The opposite ends of the LSB string are connected across one of the MSB resistors. By varying the MSB resistor selected for the LSB string connection and taking an output from the LSB string, outputs in one LSB increments can be obtained over the full range of one to 2N/2 -1 LSBs. Two such circuits are the AD569 and AD7846 DACs by Analog Devices, Inc., described in the Analog Devices 1992 Data Converter Reference Manual, Vol. 1, pages 2-83 to 2-94 and 2-721 to 2-734. However, to preserve the constant resistance characteristic of the MSB string, active amplifier buffer circuits must be used to interface between the MSB string and its connection to the LSB string. This unfortunately makes the device unusable for potentiometer and rheostat purposes.
The present invention seeks to provide a voltage scaling DAC that has a much lower resistor, switch and logic line count that in previous circuit designs, but exhibits a performance at least as good as prior circuits and can be used as a potentiometer or rheostat.
These goals are achieved with a segmented resistor string design that employs two outer resistor strings and one inner string. The outer strings are used to provide a decremented voltage pattern that supplies an analog signal corresponding to the MSBs of the input digital signal while the inner string provides an analog signal corresponding to the LSBs; alternately, the outer strings can provide the LSBs and the inner string the MSBs. The two outer strings are identical, with the high voltage end of the first outer string connected to the high reference voltage, and the low voltage end of the second outer string connected to the low reference voltage. The opposite ends of the inner string are connected to the first and second outer strings through respective outer switch networks that are operated by a decoder; the decoder in effect causes the opposite ends of the inner string to "slide" along the two outer strings. This "sliding" keeps a constant number of outer string resistors in the circuit, regardless of where the outer strings are tapped. No active elements are required to buffer the inner string from the outer string, which allows the DAC to be used as a potentiometer or rheostat. The output voltage is obtained by tapping a desired location in the inner string.
In the preferred embodiment, regardless of whether the MSB values are produced by the inner or outer strings, each MSB resistor string includes 2N/2 -1 , resistors of resistance value R, and 2N/2 switches; each LSB string includes 2N/2 resistors of resistance value R/2N/2, and 2N/2 switches. The result is a very large reduction in the number of both resistors and switches, compared to prior to voltage-scaling DACs.
A switching sequence is also employed that avoids either transient reductions in the resistance between the reference voltage nodes, or transient open circuits. When a change in the input digital signal occurs, the switching pattern for the outer resistor string that results in an increase in the total resistance between the reference voltage nodes is first altered to a pattern that corresponds to the new digital value, followed by altering the switching pattern for the other outer string. Both switching patterns are altered in make-before-break sequences to avoid open circuits.
These and further features and advantages of the invention will be apparent to those skilled in the art from the following detailed description, taken together with the accompanying drawings.
FIG. 1 is a schematic diagram of a prior voltage-scaling DAC, described above;
FIG. 2 is a schematic diagram of a DAC in accordance with the invention, with MSB outer resistor strings and an LSB inner string;
FIG. 3 is a schematic diagram of a 6-bit implementation of the invention, illustrating the MSB and LSB tap points;
FIG. 4 is a schematic diagram of a preferred switch used in the invention;
FIG. 5 is a table illustrating a preferred switching sequence used to respond to changes in the digital input signal;
FIG. 6 is a block diagram of a preferred decoder arrangement; and
FIG. 7 is a schematic diagram of a DAC with LSB outer resistor strings and an MSB inner string.
Rather than a continuous resistor string of 2N resistors, the new DAC uses a segmented resistor string consisting of two outer strings and one inner string. The outer strings can decrement the input digital signal's MSBs and the inner string the LSBs, or vice versa. The two outer strings have identical structures, and decrement their portion of the input digital signal by "sliding" the inner string through the outer strings, such that equal numbers of resistors are added to the decrementing circuit by one outer string and subtracted by the other for each change in the digital input.
A generalized schematic diagram of a DAC for an N-bit input digital signal is shown in FIG. 2. The outer resistor strings 10 and 12 in this example decrement the input signal's MSBs, while the inner string 14 decrements the LSBs. The two outer string designs are identical. Each consists of 2N/2 -1 series connected resistors of equal resistance values 2N/2 R, with switched taps from each end of the strings and from the junctions of successive resistors. The resistors of the first string are designated Ra and extend from Ra1 to Ra2N/2 -1, while the resistors of the second string are designated Rb and extend from Rb1 to Rb2N/2 -1. The outer ends of Ra1 and Rb2N/2 -1 are connected to VREF+ and VREF-, respectively, while the outer ends of resistors Ra2N/2 -1 and Rb1 are left open.
The individual switches within the switch networks for resistor strings 10 and 12 are designated Sa and Sb, respectively. Switch Sa1 taps the outer end of Ra1, Sa2 taps the junction of Ra1 and Ra2, and so forth until switch Sa2N2, which taps the outer end of resistor Ra2N/2 -1. Switches Sb1 through Sb2N/2 are connected to similar tap points in the second string 12. The opposite ends of the Sa switches from the Ra resistors are all connected together in a first string output line 16, while the opposite ends of switches Sb from the Rb resistors are all connected together in a second string output line 18.
The inner or LSB string 14 consists of 2N/2 resistors designated Rc1 through Rc2N/2, each with a resistance value R, and 2N/2 switches designated Sc1 through Sc2N/2. The opposite ends of the switches from resistors Rc are all connected to a third string output line 22, which provides the overall DAC output at output terminal 24. An output buffer amplifier such as A1 (shown in FIG. 1) would normally not be used if the DAC is used for a potentiometer or rheostat function. The first switch Sc1 taps the junction of Rc1 and Rc2, with each successive switch tapping one successive resistor further down in the string until Sc2N/2, which taps the outer end of resistor Rc2N/2. With this configuration the DAC is capable of 2N output levels in 1 LSB increments, with the lowest level equal to VREF-and the highest output level at 1 LSB below VREF+. Alternately, Sc1 could be tapped from the outer end of Rc1 and Sc2N/2 could be tapped from the junction of the last two inner string resistors, yielding an output swing from 1 LSB above VREF-up to VREF+, although the former arrangement produces a more conventional output range.
The outer end of resistor Rc1 is connected to the first outer string output line 16 by a connector line 26, while the outer end of the last inner string resistor Rc2N/2 is connected to the second inner string output line 18 by another connector line 28. A decoder (discussed below in connection with FIG. 6) controls the operation of the switches so that one switch in each of the three resistor strings is closed for any given digital input, with all of the other switches open. The switch networks for the two outer strings are controlled so that a total of 2N/2 -1 resistors from the outer strings are connected in series with the inner string between VREF+ and VREF-. Thus, for any given digital input there will be a total of 2N/2 -1 resistors of resistance value 2N/2 R and 2N/2 resistors of resistance value R, for a total resistance of 2N R, connected between VREF+ and VREF-. This is the same total resistance as in the prior art circuit of FIG. 1, but requires many fewer resistors. For example, for a 12-bit DAC, only 190 resistors (and 192 switches) are required, as opposed to 4,096 resistors (and 4,096 switches) with the prior circuit.
The manner in which the switching is controlled to provide the DAC conversion function is illustrated in FIG. 3 for a 6-bit converter. The invention is most useful for higher resolution digital inputs, but the 6-bit example simplifies the drawing. The two outer strings 10 and 12 consist of resistors Ra1-Ra7 and Rb1-Rb7 and switches Sa1-Sa8 and Sb1-Sb8, respectively; the inner string consists of resistors Rc1-Rc8 and switches Sc1-Sc8. The three MSBs of the input digital signal are converted by the outer strings, while the three LSBs are converted by the inner string. Since for any given digital input a total of seven outer string resistors plus the inner string are connected in series between VREF+ and VREF-, and also since the total series resistance of the eight inner string resistors is equal to the resistance of a single outer string resistor, 1/8 of the voltage differential between VREF+ and VREF- appears across the inner string. The remaining 7/8 of the (VREF+)-(VREF-) differential is impressed across the portions of the outer strings that are included in the switched circuit. The output analog voltage at terminal 24 is equal to the voltage at the tapped location of the lower outer string 12, plus the voltage added by the tapped portion of the inner string. For example, if the input digital signal has a logic value 101010, switches Sb3 in the lower outer string 12, Sa3 in the upper outer string 10 and Sc6 in the inner string are closed, with all the other switches remaining open. As a result, resistors Ra1, Ra2, Rc1-Rc8 and Rb3-Rb7 are included in the series circuit between VREF+ and VREF-. The voltage at connector line 28 to the lower end of the inner string is elevated to 5/8 of the full scale voltage by the resistance divider effect, and the voltage at the output terminal 24 is elevated a further 2/64 of the full scale range over the voltage on line 28. The output analog voltage will therefore be 42/64 of full-scale.
Assume now that the input digital signal drops to a logic value 001110. In response, the decoder closes switches Sa7, Sb7 and Sc2, and opens the switches that were previously closed. Now resistors Ra1-Ra6, Rc1-Rc8 and Rb7 are included in the overall string between VREF+ and VREF-; the connector lines 26 and 28 in effect have had a "slide" down their respective outer resistor strings from Sa3 and Sb3 to Sa7 and Sb7. Connector line 28 is now at 1/8 the full-scale voltage above VREF- and output terminal 24 is another 6/64 of full-scale above line 28, for a total output analog voltage of 14/64 full-scale.
In FIG. 3 the corresponding input digital signal MSB values are indicated next to each of the outer string switches, beginning with 111 for Sa1 and Sb1 and progressing binarily down to 000 for Sa8 and Sb8. Similarly, the corresponding input digital LSB values are indicated next to the inner string switches, beginning with 111 for Sc1 and progressing binarily down to 000 for Sc8. The input digital bits are divided evenly between the inner and outer strings, with the three MSBs assigned to the outer strings and the three LSBs assigned to the inner string. Conceptually the division of input bits could be made unevenly, for example with the four MSBs assigned to the outer strings and the two LSBs to the inner string, but that would require a greater total number of both resistors and switches.
FIG. 4 is a schematic diagram of a preferred convention switching circuit that can be used for the various switches. It consists of a first inverter INV1 that receives an input from the decoder and provides an inverted bias signal to the gate of an n-channel CMOS transistor Q1, and a second inverter INV2 that inverts the output of INV1 and delivers a signal to the gate of a p-channel CMOS transistor Q2 that is connected in parallel with Q1. The drain of Q1 and source of Q2 are connected in common to the corresponding resistor string, while the source of Q1 and drain of Q2 are connected together to provide the switch output. The resulting switch has a very rapid response to changes in the decoder input. If it is desired to reduce the differential in the range of resistances for the inner and outer strings, each outer string resistor can be implemented as a number of lower value resistors connected in series, while each inner string resistor can be implemented as a number of higher value resistors connected in parallel.
The invention also includes a special switching sequence that minimizes output glitches. In switching the conventional DAC of FIG. 1 from one digital input level to another, the switch that was originally closed must be opened and a new switch closed. This can be done by either closing the new switch and then opening the first switch (make-before-break), or by opening the first switch and then closing the new switch (break-before-make). The make-before-break operation results in short-circuiting a portion of the resistor string and thus momentarily reducing the total resistance across VREF+ and VREF-, while break-before-make results in a momentary open circuit between the output and the resistor string and between VREF+ and VREF-. With the new DAC of FIG. 2, the preferred switching sequence for the outer strings significantly reduces the glitches associated with the prior switching techniques.
The two outer strings are switched in sequence, not simultaneously. The outer string whose switching will result in an increase in the total resistance between VREF+ and VREF- is switched first in a make-before-break fashion, followed by switching the other outer string, also in a make-before-break fashion. While this produces a small-scale glitch because of the momentary increase in total resistance, it is significantly less severe than the glitches associated with the prior switching techniques. The inner string can be switched in either a make-before-break or a break-before-make sequence, since any glitch associated with this switching operation will only be on an LSB scale, although make-before-break is preferred.
FIG. 5 illustrates the preferred switching sequence for the outer strings, and refers to the elements shown in FIG. 3. Assume that initially switches Sa2 and Sb2 are closed, and that a new digital input is presented that requires switches Sa6 and Sb6 to be closed. The first step in the switching sequence is to close switch Sa6. This does not effect the total resistance across VREF+ and VREF- since switch Sa2 is still closed. In the second step Sa2 is opened; this adds four outer string resistors (Ra2-Ra5) to the overall resistance between the two reference terminals. Next Sb6 is closed, and finally Sb2 is opened in the fourth step. To return to the original switching pattern, Sb2 is first closed and then Sb6 opened, adding resistors Rb2-Rb5 to the overall resistance between the reference voltages. The upper string is then switched, with Sa2 first closing and then Sa6 opening to complete the switching sequence.
FIG. 6 is a block diagram of a decoder setup that is suitable for the invention. The decoder 30 has a series of inputs 32 for receiving an input digital signal consisting of bits b1-bN. It decodes the input signal into corresponding control signals for the switches of each string, using conventional decoding techniques. One set of switch control outputs 34 is produced for switches Sa1-Sa2N/2 of the first outer string (referring to FIG. 2), another set 36 for switches Sb1-Sb2N/2 of the second outer string, and a third set 38 for switches Sc1-Sc2N/2 of the inner string.
To provide the sequenced switching illustrated in FIG. 5, the input digital signal is also delivered to a digital latch 40 and to one input of a digital comparator 42. Under the control of a system clock 44, the comparator 42 compares the current digital input with the previous digital input stored in latch 40. The comparator determines whether the input digital value has increased or decreased, and transmits a corresponding signal over line 46 to the decoder to control the sequence to the switching operations.
The invention has been described thus far with MSB outer strings and an LSB inner string. This arrangement can be reversed, with the outer string providing an LSB decoding and the inner string an MSB decoding. This is illustrated in FIG. 7, in which the first outer string 48 consists of resistors Rd1, Rd2, . . . , Rd2N/2 -1, Rd2N/2, each with a resistive value of R, with switches Sd1, Sd2, . . . , Sd2N/2 -1, Sd2N/2 tapping the opposite side of each respective resistor from the VREF+ terminal 2. Similarly, the second outer string 50 consists of 2N/2 resistors (Re1-Re2N/2) of resistance values R each, with 2N/2 switches (Se1-Se2N/2) tapping the VREF- side of each respective resistor.
The inner MSB string 52 has the same structure as each of the outer MSB strings in FIG. 2. It consists of 2N/2 -1 resistors (Rf1-Rf2N/2 -1), each of resistance value N/2 R, and 2N/2 switches (Sf1-Sf2N/2) tapping the outer ends of the inner string and the junctions between successive Rf resistors.
The opposite ends of the inner string 52 "slide" up and down the outer strings as in the previous embodiment. In this case the MSB output is controlled by closing one of the inner string switches, while the LSB output is controlled by closing corresponding switches in the two outer strings. This embodiment provides the same reduction in switches and resistors as in FIG. 2.
In both embodiments the connections between the inner and outer strings are passive, being implemented by direct switched connections without the need for buffer amplifiers or other active circuits between the switched strings. The total outer string resistance switched into the DAC circuit remains constant, regardless of either the outer of the inner string switching selections. This lack of active circuitry allows the DAC to be used as a substitute for a mechanical potentiometer or rheostat.
While different embodiments of the invention have been shown and described, numerous variations and alternate embodiments will occur to those skilled in the art. Accordingly, it is intended that the invention be limited only in terms of the appended claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3997892 *||Feb 4, 1975||Dec 14, 1976||Trw Inc.||Digital to analog converter with improved companding|
|US4491825 *||Mar 29, 1982||Jan 1, 1985||Analog Devices, Incorporated||High resolution digital-to-analog converter|
|US4543560 *||Feb 17, 1984||Sep 24, 1985||Analog Devices, Incorporated||Two-stage high resolution digital-to-analog converter|
|US4918448 *||Sep 26, 1988||Apr 17, 1990||International Business Machines Corporation||Device for extending the resolution of a N-bit resistive digital-to-analog converter to a (N+P)-bit digital-to-analog converter|
|US5008671 *||Jun 27, 1988||Apr 16, 1991||Analog Devices, Incorporated||High-speed digital-to-analog converter with BiMOS cell structure|
|US5111205 *||Dec 18, 1990||May 5, 1992||Vlsi Technology, Inc.||Digital-to-analog and analog-to-digital converters|
|US5252975 *||Jun 17, 1992||Oct 12, 1993||Fujitsu Limited||Digital-to-analog converter having resistor networks|
|US5319371 *||Dec 28, 1992||Jun 7, 1994||Analog Devices, Inc.||D/A converter with means to prevent output signal instability|
|1||*||Analog Devices, Inc., Analog Devices 1992 Data Converter Reference Manual , vol. 1, pp. 2 83 to 2 94 and 2 721 to 2 734.|
|2||Analog Devices, Inc., Analog Devices 1992 Data Converter Reference Manual, vol. 1, pp. 2-83 to 2-94 and 2-721 to 2-734.|
|3||*||Grebene, Bipolar and MOS Analog Integrated Circuit Design , John Wiley & Sons, 1984, pp. 753 824.|
|4||Grebene, Bipolar and MOS Analog Integrated Circuit Design, John Wiley & Sons, 1984, pp. 753-824.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5617091 *||Jun 14, 1995||Apr 1, 1997||Lowe, Price, Leblanc & Becker||Resistance ladder, D-A converter, and A-D converter|
|US5619203 *||Oct 21, 1994||Apr 8, 1997||Lucent Technologies Inc.||Current source driven converter|
|US5703588 *||Oct 15, 1996||Dec 30, 1997||Atmel Corporation||Digital to analog converter with dual resistor string|
|US5731775 *||Jun 17, 1996||Mar 24, 1998||Lucent Technologies Inc.||Subranging converter with plurality of resistor strings and transistor switches|
|US5940020 *||Oct 9, 1997||Aug 17, 1999||Tritech Microelectronics, Ltd||Digital to analog converter with a reduced resistor count|
|US5969657 *||Jul 22, 1997||Oct 19, 1999||Analog Devices, Inc.||Digital to analog converter|
|US5977898 *||Dec 22, 1997||Nov 2, 1999||Texas Instruments Incorporated||Decoding scheme for a dual resistor string DAC|
|US5999115 *||Apr 20, 1998||Dec 7, 1999||Motorola, Inc.||Segmented DAC using PMOS and NMOS switches for improved span|
|US6181265||Apr 2, 1999||Jan 30, 2001||Lg Semicon Co., Ltd.||Non-linear digital-to-analog converter|
|US6201491 *||Jan 26, 2000||Mar 13, 2001||Microchip Technology Incorporated||Digitally switched potentiometer having improved linearity and settling time|
|US6384762 *||Mar 12, 2001||May 7, 2002||Microchip Technology Incorporated||Digitally switched impedance having improved linearity and settling time|
|US6414616||Jun 22, 2000||Jul 2, 2002||Analog Devices, Inc.||Architecture for voltage scaling DAC|
|US6433719 *||Mar 28, 2001||Aug 13, 2002||Hyundai Electronics Industries Co., Ltd.||Digital-analogue transformer using resistor string|
|US6567026 *||Nov 21, 2001||May 20, 2003||Analog Devices, Inc.||Voltage scaling digital-to- analog converter with impedance strings|
|US6621440||Apr 2, 2002||Sep 16, 2003||Koninklijke Philips Electronics N.V.||Digital to analogue converter|
|US6710730 *||Jul 9, 2001||Mar 23, 2004||Renesas Technology Corp.||Ladder resistor with reduced interference between resistor groups|
|US6747544 *||May 8, 2003||Jun 8, 2004||Leopold Kostal Gmbh & Co. Kg||Electric switch|
|US6778122||Dec 23, 2002||Aug 17, 2004||Institute Of Microelectronics||Resistor string digital to analog converter with differential outputs and reduced switch count|
|US6806515 *||Jan 15, 2002||Oct 19, 2004||Himax Technologies, Inc.||Layout of a decoder and the method thereof|
|US6882136 *||May 26, 2004||Apr 19, 2005||Winbond Electronics Corporation||Variable impedance network for an integrated circuit potentiometer|
|US6885328||Aug 15, 2003||Apr 26, 2005||Analog Devices, Inc.||Digitally-switched impedance with multiple-stage segmented string architecture|
|US6914547 *||May 4, 2004||Jul 5, 2005||Analog Devices, Inc.||Triple resistor string DAC architecture|
|US6922046 *||Apr 2, 2004||Jul 26, 2005||Winbond Electronics Corporation||Variable impedance network with coarse and fine controls|
|US6954165 *||Mar 26, 2004||Oct 11, 2005||Ess Technology, Inc.||Voltage segmented digital to analog converter|
|US7005837||Nov 26, 2003||Feb 28, 2006||Catalyst Semiconductor, Inc.||Digital potentiometer including output buffer|
|US7006027 *||Mar 9, 2005||Feb 28, 2006||Oki Electric Industry Co., Ltd.||Digital-to-analog converter with secondary resistor string|
|US7012555||Sep 10, 2003||Mar 14, 2006||Catalyst Semiconductor, Inc.||Digital potentiometer including at least one bulk impedance device|
|US7042380||Jun 2, 2004||May 9, 2006||Catalyst Semiconductor, Inc.||Digital potentiometer with resistor binary weighting decoding|
|US7068318 *||Nov 29, 2000||Jun 27, 2006||Pentax Corporation||Diaphragm control apparatus for lens of CCTV camera|
|US7136002 *||Apr 15, 2005||Nov 14, 2006||Analog Devices, Inc.||Digital to analog converter|
|US7250889||Dec 5, 2005||Jul 31, 2007||Oki Electric Industry Co., Ltd.||Digital-to-analog converter with secondary resistor string|
|US7250890||Dec 19, 2005||Jul 31, 2007||Maxim Integrated Products, Inc.||Area-efficient, digital variable resistor with high resolution|
|US7259706||Nov 10, 2005||Aug 21, 2007||Analog Devices, Inc.||Balanced dual resistor string digital to analog converter system and method|
|US7304596 *||May 18, 2006||Dec 4, 2007||Wan-Ru Lin||Folded multi-LSB decided resistor string digital to analog converter|
|US7345611||Sep 10, 2003||Mar 18, 2008||Catalyst Semiconductor, Inc.||Digital potentiometer including plural bulk impedance devices|
|US7375669 *||Apr 20, 2006||May 20, 2008||Samsung Electro-Mechanics Co., Ltd.||Digital/analog converter|
|US7446689||Jun 22, 2007||Nov 4, 2008||Maxim Integrated Products, Inc.||Compensation of resistance drift|
|US7463177||Jun 18, 2007||Dec 9, 2008||Oki Semiconductor Co., Ltd.||Digital-to-analog converter with secondary resistor string|
|US7532142 *||Jun 13, 2008||May 12, 2009||International Business Machines Corporation||Structures for systems and methods of generating an analog signal|
|US7535395||Oct 30, 2007||May 19, 2009||Catalyst Semiconductor, Inc.||Digital potentiometer including plural bulk impedance devices|
|US7639166 *||Jun 12, 2008||Dec 29, 2009||Sanyo Electric Co., Ltd.||D/A converter circuit|
|US7660683 *||May 27, 2004||Feb 9, 2010||Brian Cuthbertson||Waveform detection, in particular for the representation of the root mean square of a waveform|
|US7688240 *||May 2, 2008||Mar 30, 2010||Analog Devices, Inc.||Method and apparatus for calibrating an RDAC for end-to-end tolerance correction of output resistance|
|US7710302||Dec 21, 2007||May 4, 2010||International Business Machines Corporation||Design structures and systems involving digital to analog converters|
|US7868809||Feb 20, 2009||Jan 11, 2011||International Business Machines Corporation||Digital to analog converter having fastpaths|
|US7956786 *||Oct 30, 2009||Jun 7, 2011||Analog Devices, Inc.||Digital-to-analogue converter|
|US8164495||Sep 8, 2010||Apr 24, 2012||Intersil Americas Inc.||Integrated non-linearity (INL) and differential non-linearity (DNL) correction techniques for digital-to-analog converters (DACS)|
|US8188899||Feb 26, 2010||May 29, 2012||Intersil Americas, Inc.||Un-buffered segmented R-DAC with switch current reduction|
|US8269659 *||Oct 15, 2010||Sep 18, 2012||Stmicroelectronics Asia Pacific Pte., Ltd.||System and method for compact cyclic digital to analog converter|
|US8339460 *||May 16, 2008||Dec 25, 2012||Semiconductor Components Industries, Llc||Video signal processing integrated circuit|
|US8564463||Mar 2, 2012||Oct 22, 2013||Intersil Americas Inc.||Integrated Non-Linearity (INL) and Differential Non-Linearity (DNL) correction techniques for digital-to-analog converters (DACS)|
|US8884798 *||Nov 30, 2012||Nov 11, 2014||Atmel Corporation||Binary divarication digital-to-analog conversion|
|US9065479||Mar 14, 2014||Jun 23, 2015||Analog Devices Global||Digital to analog converter with an intra-string switching network|
|US9077376||Mar 14, 2014||Jul 7, 2015||Analog Devices Global||Multiple string digital to analog converter comprising a control circuit|
|US9100045||Mar 14, 2014||Aug 4, 2015||Analog Devices Global||Multiple string digital to analog converter|
|US9203350||Feb 20, 2014||Dec 1, 2015||Analog Devices Global||Transconductance circuit and a current digital to analog converter using such transconductance circuits|
|US9583241||Aug 11, 2015||Feb 28, 2017||Analog Devices Global||Programmable impedance|
|US20010002849 *||Nov 29, 2000||Jun 7, 2001||Asahi Seimitsu Kabushiki Kaisha||Diaphragm control apparatus for lens of CCTV camera|
|US20020100925 *||Jan 15, 2002||Aug 1, 2002||Chuan-Cheng Hsiao||Layout of a decoder and the method thereof|
|US20030227404 *||May 8, 2003||Dec 11, 2003||Leopold Kostal Gmbh & Co.||Electric switch|
|US20040108844 *||Nov 26, 2003||Jun 10, 2004||Stanescu Cornel D.||Digital potentiometer including output buffer|
|US20040196020 *||Apr 2, 2004||Oct 7, 2004||Chun-Mai Liu||Variable impedance network with coarse and fine controls|
|US20040212526 *||Mar 26, 2004||Oct 28, 2004||Ess Technology, Inc.||Voltage segmented digital to analog converter|
|US20040217751 *||May 26, 2004||Nov 4, 2004||Nazarian Hagop A||Variable impedance network for an integrated circuit potentiometer|
|US20050052305 *||Sep 10, 2003||Mar 10, 2005||Catalyst Semiconductor, Inc.||Digital potentiometer including plural bulk impedance devices|
|US20050270043 *||Jun 2, 2004||Dec 8, 2005||Catalyst Semiconductor, Inc.||Digital potentiometer with resistor binary weighting decoding|
|US20060007028 *||Mar 9, 2005||Jan 12, 2006||Oki Electric Industry Co., Ltd.||Digital-to-analog converter with secondary resistor string|
|US20060082483 *||Dec 5, 2005||Apr 20, 2006||Oki Electric Industry Co., Ltd.||Digital-to-analog converter with secondary resistor string|
|US20060103564 *||Nov 10, 2005||May 18, 2006||Xavier Haurie||Balanced dual resistor string digital to analog converter system and method|
|US20060232459 *||Apr 15, 2005||Oct 19, 2006||Dempsey Dennis A||Digital to analog converter|
|US20060261991 *||May 18, 2006||Nov 23, 2006||Wan-Ru Lin||Digital-to-analog converter|
|US20060284752 *||Apr 20, 2006||Dec 21, 2006||Kim Byung H||Digital/analog converter|
|US20070063753 *||May 27, 2004||Mar 22, 2007||Brian Cuthbertson||Waveform detection, in particular for the representation of the root mean square of a waveform|
|US20070247343 *||Jun 18, 2007||Oct 25, 2007||Shiming Lan||Digital-to-analog converter with secondary resistor string|
|US20080048900 *||Oct 30, 2007||Feb 28, 2008||Catalyst Semiconductor, Inc.||Digital Potentiometer Including Plural Bulk Impedance Devices|
|US20080284852 *||May 16, 2008||Nov 20, 2008||Sanyo Electric Co., Ltd.||Video Signal Processing Integrated Circuit|
|US20080316078 *||Jun 12, 2008||Dec 25, 2008||Sanyo Electric Co., Ltd.||D/a converter circuit|
|US20090160689 *||Dec 21, 2007||Jun 25, 2009||International Business Machines Corporation||High speed resistor-based digital-to-analog converter (dac) architecture|
|US20090160691 *||Feb 20, 2009||Jun 25, 2009||International Business Machines Corporation||Digital to Analog Converter Having Fastpaths|
|US20090273497 *||May 2, 2008||Nov 5, 2009||Dinesh Jain||Method and apparatus for calibrating an rdac for end-to-end tolerance correction of output resistance|
|US20100245145 *||Feb 26, 2010||Sep 30, 2010||Intersil Americas, Inc.||Un-buffered segmented r-dac with switch current reduction|
|US20110102226 *||Oct 30, 2009||May 5, 2011||Analog Devices, Inc.||Digital-to-analogue converter|
|US20110109487 *||Sep 8, 2010||May 12, 2011||Intersil Americas Inc.||Integrated non-linearity (inl) and differential non-linearity (dnl) correction techniques for digital-to-analog converters (dacs)|
|US20120092078 *||Sep 15, 2011||Apr 19, 2012||Yasukazu Kai||Variable resistor circuit and oscillation circuit|
|US20120092201 *||Oct 15, 2010||Apr 19, 2012||Stmicroelectronics Asia Pacific Pte., Ltd.||System and method for compact cyclic digital to analog converter|
|US20140062746 *||Nov 30, 2012||Mar 6, 2014||Atmel Corporation||Binary divarication digital-to-analog conversion|
|CN102089982B *||Apr 28, 2009||Mar 11, 2015||美国亚德诺半导体公司||Method and apparatus for calibrating an RDAC for end-to-end tolerance correction of output resistance|
|EP1098443A2 *||Nov 3, 2000||May 9, 2001||Fujitsu Limited||Digital-analog conversion circuit|
|EP1098443A3 *||Nov 3, 2000||Sep 10, 2003||Fujitsu Limited||Digital-analog conversion circuit|
|EP2237426A1 *||Mar 24, 2010||Oct 6, 2010||Intersil Americas Inc.||Un-buffered segmented R-DAC with switch current reduction|
|EP2782256A1||Mar 22, 2013||Sep 24, 2014||Rohm Co., Ltd.||A digital to analogue converter|
|EP3136606A1||Jul 26, 2016||Mar 1, 2017||Analog Devices Global||Multiple stage digital to analog converter|
|WO1998017004A1 *||Sep 30, 1997||Apr 23, 1998||Atmel Corporation||Digital-to-analog converter with dual resistor string|
|WO2004088848A2 *||Mar 26, 2004||Oct 14, 2004||Ess Technology Inc.||Improved voltage segmented digital to analog converter|
|WO2004088848A3 *||Mar 26, 2004||May 12, 2005||Ess Technology Inc||Improved voltage segmented digital to analog converter|
|WO2006053157A1 *||Nov 10, 2005||May 18, 2006||Analog Devices, Inc.||Balanced dual resistor string digital to analog converter system and method|
|WO2009134397A1 *||Apr 28, 2009||Nov 5, 2009||Analog Devices, Inc.||Method and apparatus for calibrating an rdac for end-to-end tolerance correction of output resistance|
|U.S. Classification||341/145, 341/153|
|International Classification||H03M1/68, H03M1/76|
|Cooperative Classification||H03M1/765, H03M1/682|
|Apr 26, 1994||AS||Assignment|
Owner name: ANALOG DEVICES, INC. DAVID G. RASMUSSEN, ESQ.,
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ASHE, JAMES J.;REEL/FRAME:006977/0106
Effective date: 19940420
|Aug 4, 1999||FPAY||Fee payment|
Year of fee payment: 4
|Mar 13, 2003||FPAY||Fee payment|
Year of fee payment: 8
|Aug 7, 2007||FPAY||Fee payment|
Year of fee payment: 12